

# **CONTROL DATA® 1700 COMPUTER SYSTEM**

**MAINTENANCE  
COMMAND TIMING CHARTS**

**CONTROL DATA**  
CORPORATION

**CUSTOMER ENGINEERING MANUAL**



# COMMAND TIMING CONTENTS

Addressing	<u>r</u> <u>ind</u> <u>q</u> <u>i</u>	<u>Hexadecimal</u>	Page
$\Delta = 0$	1 1 1 1	F	1
	1 1 1 0	E	5
	1 1 0 1	D	8
	1 1 0 0	C	12
	1 0 1 1	B	15
	1 0 1 0	A	18
	1 0 0 1	9	20
	1 0 0 0	8	23
$\Delta \neq 0$	1 1 1 1	F	25
	1 1 1 0	E	28
	1 1 0 1	D	30
	1 1 0 0	C	33
	1 0 1 1	B	35
	1 0 1 0	A	37
	1 0 0 1	9	38
	1 0 0 0	8	40
$\Delta = 0$	0 1 1 1	7	41
	0 1 1 0	6	44
	0 1 0 1	5	46
	0 1 0 0	4	49
	0 0 1 1	3	51
	0 0 1 0	2	54
	0 0 0 1	1	56
	0 0 0 0	0	59
$\Delta \neq 0$	0 1 1 1	7	60
	0 1 1 0	6	63
	0 1 0 1	5	64
	0 1 0 0	4	68
	0 0 1 1	3	70
	0 0 1 0	2	72
	0 0 0 1	1	73
	0 0 0 0	0	75

## COMMAND TIMING CONTENTS (cont'd)

Instruction	Page
Selective Stop	76
Skips	77
Input to A/Output from A	78
Inhibit/Enable Interrupt	79
Set/Clear Program Protect	80, 81
Inter-Register	82
Increase A	83
Enter A	84
No Operation	85
Enter Q	86
Increase Q	87
Exit Interrupt	88, 89
Shifts	90-94
Last of Any Addressing Sequence	95
Jump	96
Multiply Integer	97-100
Divide Integer	101-104
Store Q	105
Return Jump	106
Store A	107
Store A, Parity to A	108
Add to A	109
Subtract from A	110
And with A	111
Exclusive OR with A	112
Load A	113
Replace Add One to Storage	114, 115
Load Q	116
Add to Q	117
Interrupts	118-121

COMMAND TIMING

CODE		INSTRUCTION	FUNCTION	
1111=F			Addressing	Effective Address [(P+1+(P+1)]+(Q)+(00FF)
SEQUENCE / CYCLE(S):				
EXECUTION TIME :				
TIME	PAGE / TERM	COMMAND	CONDITION	REMARKS
RNI				
000	39	Z → X		
025	23	X → F		
A				
050	13	Set Δ=0	Δ = 0	
	9	Set ADR	(F≠0)(Sweep + Enter)(Protect Fault)	
	39	Clr X upper		
ADR				
A 100	51	P → Adder	(RNI)(ADR)(Δ=0)	
	49	+1 → Adder	(RNI)(ADR)(Δ=0)	
A 250	37	Set Adder → P	(RNI)(ADR)(Δ=0)	
	41	Set Adder → Y		
300	37	Adder → P		
	41	Adder → Y		
350	13	Set disable Clr r	(RNI)(ADR)(r+q) Δ = 0	
B 050	101	Req. Storage	(IM. OP.)(RNI)(read index)	
150	9	Clr. RNI		
350	13	Clr. Disable Clr. r		
		Wait		

COMMAND TIMING

CODE	INSTRUCTION	FUNCTION	Effective Address
SEQUENCE / CYCLE(S):		ind, q, i	
EXECUTION TIME :		2nd Pass	
TIME	PAGE / TERM	COMMAND	CONDITION
ADR 000	39	Z → X	
A 100	51 49	X → Addend Y → Adder	$\Delta \neq 0 + \overline{RNI}$ $(r)(\overline{RNI} + \Delta \neq 0) + \text{read index}$
250	41	Set Adder → Y	
300	41	Adder → Y	
B 050	101	Req. Storage	$(\overline{IM.OP.})(\overline{RNI})(\overline{\text{read index}})$
300	23	Clr. r Wait	<u>Disable Clr. r</u>

COMMAND TIMING

CODE	INSTRUCTION		FUNCTION	Effective Address
			Addressing	
SEQUENCE / CYCLE(S): ind, q, i				
EXECUTION TIME: 3rd Pass				
TIME	PAGE / TERM	COMMAND	CONDITION	REMARKS
ADR 000	39	Z → X		
A 100	51 23	X → Adder Clr. ind	$\Delta \neq 0 + \overline{RNI}$ $(X_{15} = 0)(\overline{RNI})(\overline{r})$	
250	41	Set Adder → Y		
300	41	Adder → Y		
	49	Y → Adder	$(\overline{INT})(\overline{ind})(q)(\overline{RNI} + \Delta \neq 0)$	
	51	Q → Adder	$(\overline{INT})(\overline{ind})(q)(\overline{RNI} + \Delta \neq 0)$	
	13	Set read index	$(\overline{INT})(\overline{ind})(i)(\overline{RNI} + \Delta \neq 0)$	
B 050	101	Req. Storage	$(\overline{IM. OP.})(\overline{RNI})(\overline{read index})$	
	39	Set Adder → X	$(\overline{ind})(q)(\overline{RNI} + \Delta \neq 0) + \overline{INT}$	
	41	Set Adder → Y	$(\overline{ind})(q)(\overline{RNI} + \Delta \neq 0)(\overline{INT})$	
100	23	Clr. q	$(\overline{ind})(q)(\overline{RNI} + \Delta \neq 0)(\overline{INT})$	
100	39	Adder → X		
	41	Adder → Y		
300	23	Clr. i Wait	read index	

COMMAND TIMING

CODE	INSTRUCTION	FUNCTION	Effective Address	
SEQUENCE / CYCLE(S):		ind, q, i		
EXECUTION TIME :		4th and Last Pass		
TIME	PAGE / TERM	COMMAND	CONDITION	REMARKS
ADR 000	39	Z → X		
A 100	51 49	X → Addend Y → Adder	$\Delta \neq 0 + \overline{RNI}$ $(r)(\overline{RNI} + \Delta \neq 0) + \text{read index}$	
250	39	Set Adder → X	$(r)(\overline{RNI} + \Delta \neq 0) + \text{read index}$	
	41	Set Adder → Y		
300	39	Adder → X		
	41	Adder → Y		
	13	Clr. read index	$(\overline{INT})(\overline{ind})(i)(\overline{RNI} + \Delta \neq 0)$	
B 050	101	Req. Storage	$(\overline{IM.OP.})(\overline{RNI})(\overline{\text{read index}})$	
		Completion of timing shown on page 95.		



COMMAND TIMING

CODE		INSTRUCTION		FUNCTION	
1110 = E				Effective Address Addressing [P+1+(P+1)] + (Q)	
SEQUENCE / CYCLE(S):					
EXECUTION TIME : r, Δ = 0, ind, q, $\bar{i}$ 1st Pass					
TIME	PAGE / TERM	COMMAND	CONDITION	REMARKS	
RNI					
000	39	Z → X			
025	23	X → F			
A					
050	13	Set Δ = 0	Δ = 0		
	9	Set ADR	(F ≠ 0)(Sweep + Enter)(Protect Fault)		
	39	Clr. X upper			
ADR					
A 100	51	P → Adder	(RNI)(ADR)(Δ=0)		
	49	+1 → Adder	(RNI)(ADR)(Δ=0)		
A 250	37	Set Adder → P	(RNI)(ADR)(Δ=0)		
	41	Set Adder → Y	ADR		
	300	Adder → P			
	41	Adder → Y			
	350	Set Disable Clr r	(Δ = 0)(r + q)		
B 050	101	Req. Storage	(IM. OP.)(RNI)(read index)		
	150	Clr. RNI			
	350	Clr. Disable Clr. r			
		Wait			

COMMAND TIMING

CODE	INSTRUCTION	FUNCTION	Effective Address
SEQUENCE / CYCLE(S):		ind, q, $\bar{i}$	
EXECUTION TIME :		2nd Pass	
TIME	PAGE / TERM	COMMAND	CONDITION
ADR 000	39	Z → X	
A 100	51	X → Adder	$\Delta \neq 0 + \overline{RNI}$
	49	Y → Adder	$(r)(\overline{RNI} + \Delta \neq 0) +$ read index
250	41	Set Adder → Y	
300	41	Adder → Y	
B 050	101	Req. Storage	$(IM.OP.)(\overline{RNI})(\text{read index})$
300	23	Clr. r Wait	Disable Clr. r

COMMAND TIMING

CODE		INSTRUCTION	FUNCTION	Effective Address
			Addressing	
SEQUENCE / CYCLE(S):				
EXECUTION TIME : ind, q, $\bar{i}$ 3rd and Last Pass				
TIME	PAGE / TERM	COMMAND	CONDITION	REMARKS
ADR 000	39	Z → X		
A 100	51 23	X → Adder Clr. ind	$\Delta \neq 0 + \overline{RNI}$ $(X_{15} = 0)(\overline{RNI})(\overline{r})$	
250	41	Set Adder → Y		
300	41 49 51	Adder → Y Y → Augend Q → Adder	$(\overline{INT})(\overline{ind})(q)(\overline{RNI} + \Delta \neq 0)$ $(\overline{INT})(\overline{ind})(q)(\overline{RNI} + \Delta \neq 0)$	
B 050	101 39 41	Req. Storage Set Adder → X Set Adder → Y	$(\overline{IM, OP.})(\overline{RNI})(\overline{read\ index})$ $(\overline{ind})(q)(\overline{RNI} + \Delta \neq 0) + \overline{INT}$ $(\overline{ind})(q)(\overline{RNI} + \Delta \neq 0)(\overline{INT})$	
100	23	Clr. q	$(\overline{ind})(q)(\overline{RNI} + \Delta \neq 0)(\overline{INT})$	
100	39 41	Adder → X Adder → Y		
Completion of timing shown on page 95.				

COMMAND TIMING

CODE		INSTRUCTION		FUNCTION	
1101=D				Effective Address Addressing [P+1+(P+1)]+(00FF)	
SEQUENCE / CYCLE(S):					
r, $\Delta = 0$ , ind, $\bar{q}$ , i					
EXECUTION TIME :				First Pass	
TIME	PAGE / TERM	COMMAND	CONDITION	REMARKS	
RNI					
000	39	Z $\rightarrow$ X			
025	23	X $\rightarrow$ F			
A					
050	13	Set $\Delta = 0$	$\Delta = 0$	<u>(F <math>\neq</math> 0) (Sweep + Enter)(Protect Fault)</u>	
	9	Set ADR			
	39	Clr. X upper			
ADR					
A					
100	51	P $\rightarrow$ Adder	(RNI)(ADR)( $\Delta=0$ )		
	49	+1 $\rightarrow$ Adder	(RNI)(ADR)( $\Delta=0$ )		
A					
250	37	Set Adder $\rightarrow$ P	(RNI)(ADR)( $\Delta=0$ )		
	41	Set Adder $\rightarrow$ Y	ADR		
300	37	Adder $\rightarrow$ P			
	41	Adder $\rightarrow$ Y			
350	13	Set Disable Clr r	( $\Delta = 0$ )(r + q)		
B					
050	101	Req. Storage	(IM. OP.)( $\bar{RNI}$ )( <u>read index</u> )		
150	9	Clr. RNI			
300		Wait			
350	13	Clr. Disable Clr. r			

COMMAND TIMING

CODE		INSTRUCTION	FUNCTION	Effective Address
SEQUENCE / CYCLE(S):		ind, $\bar{q}$ , i		
EXECUTION TIME :		2nd Pass		
TIME	PAGE / TERM	COMMAND	CONDITION	REMARKS
ADR 000	39	Z → X		
A 100	51 49	X → Addend Y → Adder	$\Delta \neq 0 + \overline{RNI}$ $(r)(\overline{RNI} + \Delta \neq 0) + \text{read index}$	
250	41	Set Adder → Y		
300	41	Adder → Y		
B 050	101	Req. Storage	$(IM.OP.)(\overline{RNI})(\text{read index})$	
300	23	Clr. r Wait	Disable Clr. r	

COMMAND TIMING

CODE		INSTRUCTION	FUNCTION	Effective Address
SEQUENCE / CYCLE(S):				
ind, $\bar{q}$ , i				
EXECUTION TIME :				3rd Pass
TIME	PAGE / TERM	COMMAND	CONDITION	REMARKS
ADR 000	39	Z → X		
A 100	51 23	X → Addend Clr. ind	$\Delta \neq 0 + \overline{RNI}$ $(X_{15} = 0)(\overline{RNI})(\bar{r})$	
250	41	Set Adder → Y	$(r)(\overline{RNI} + \Delta \neq 0) + \text{read index}$	
300	41 13	Adder → Y Set read index	$(\overline{INT})(\overline{ind})(i)(\overline{RNI} + \Delta \neq 0)$	
B 050	101	Req. Storage	$(IM.OP.)(\overline{RNI})(\text{read index})$	
300	23	Clr. i Wait	read index	

COMMAND TIMING

CODE		INSTRUCTION		FUNCTION	
				Effective Address	
				Addressing	
SEQUENCE / CYCLE(S): ind, $\overline{q}$ , i					
EXECUTION TIME : 4th and Last Pass					
TIME	PAGE / TERM	COMMAND	CONDITION	REMARKS	
ADR 000	39	Z → X			
A 100	51 49	X → Adder Y → Adder	$\Delta \neq 0 + \overline{RNI}$	read index	
250	39 41	Set Adder → X Set Adder → Y	$(r)(\overline{RNI} + \Delta \neq 0) +$	read index	
300	39 41 13	Adder → X Adder → Y Clr. read index	$(\overline{INT})(\overline{ind})(i)(\overline{RNI} + \Delta \neq 0)$		
B 050	101	Req. Storage  Completion of timing shown on page 95.	$(\overline{IM.OP.})(\overline{RNI})(\overline{read\ index})$		

COMMAND TIMING

CODE 1100 = C		INSTRUCTION	FUNCTION Addressing	Effective Address [P+1+(P+1)]
SEQUENCE / CYCLE(S):				
$r, \Delta=0, \text{ind}, \bar{q}, \bar{i}$				
EXECUTION TIME :				1st Pass
TIME	PAGE / TERM	COMMAND	CONDITION	REMARKS
RNI				
000	39	Z → X		
025	23	X → F		
A				
050	13	Set $\Delta = 0$	$\Delta = 0$	
	9	Set ADR	$F \neq (\text{Sweep} + \text{Enter})(\text{Protect Fault})$	
	39	Clr. X upper		
ADR				
A 100	51	P → Adder	(RNI)(ADR)( $\Delta \neq 0$ )	
	49	+1 → Adder	(RNI)(ADR)( $\Delta \neq 0$ )	
A 250	37	Set Adder → P	(RNI)(ADR)( $\Delta \neq 0$ )	
	41	Set Adder → Y	ADR	
	300	Adder → P		
	41	Adder → Y		
	350	Set Disable Clr r	( $\Delta = 0$ )(r + q)	
B 050	101	Req. Storage	(IM. OP.)(RNI)(read index)	
	150	9	Clr. RNI	
	300		Wait	
	350	13	Clr. Disable Clr. r	



COMMAND TIMING

CODE		INSTRUCTION	FUNCTION	
			Addressing	Effective Address
SEQUENCE / CYCLE(S):				
ind, $\overline{q}$ , $\overline{i}$				
EXECUTION TIME :				2nd Pass
TIME	PAGE / TERM	COMMAND	CONDITION	REMARKS
ADR 000	39	Z → X		
A 100	51	X → Addend	$\Delta \neq 0 + \overline{RNI}$	
	49	Y → Adder	$(r)(\overline{RNI} + \Delta \neq 0) + \text{read index}$	
250	41	Set Adder → Y		
300	41	Adder → Y		
B 050	101	Req. Storage	$(\overline{IM.OP.})(\overline{RNI})(\text{read index})$	
300	23	Clr. r Wait	$\overline{\text{Disable Clr. r}}$	

COMMAND TIMING

CODE		INSTRUCTION	FUNCTION Effective Address	
			Addressing	
SEQUENCE / CYCLE(S): ind, $\overline{q}$ , $\overline{i}$				
EXECUTION TIME : 3rd and Last Pass				
TIME	PAGE / TERM	COMMAND	CONDITION	REMARKS
ADR 000	39	Z → X		
A 100	51 23	X → Adder Clr. ind	$\Delta \neq 0 + \overline{RNI}$ $(X_{15} = 0)(\overline{RNI})(\overline{r})$	
250	41	Set Adder → Y		
300	41	Adder → Y		
B 050	101	Req. Storage  Completion of timing shown on page 95.	$(IM.OP.)(\overline{RNI})(\overline{read\ index})$	

COMMAND TIMING

CODE		INSTRUCTION		FUNCTION	
1011 = B				Effective Address Addressing P+1+(P+1)+(Q)+(00FF)	
SEQUENCE / CYCLE(S):					
EXECUTION TIME : r, $\Delta = 0$ , $\overline{\text{ind}}$ , q, i					
1st Pass					
TIME	PAGE / TERM	COMMAND	CONDITION	REMARKS	
RNI					
000	39	Z → X			
025	23	X → F			
A					
050	13	Set $\Delta = 0$			
	9	Set ADR	F ≠ 0 (Sweep + Enter)(Protect Fault)		
	39	Clr. X upper			
ADR					
A 100	51	P → Adder	(RNI)(ADR)( $\Delta = 0$ )		
	49	+1 → Adder	(RNI)(ADR)( $\Delta = 0$ )		
A 250	39	Set Adder → P	(RNI)(ADR)( $\Delta = 0$ )		
	41	Set Adder → Y	ADR		
	300	Adder → P			
	41	Adder → Y			
	350	Set Disable Clr r	( $\Delta = 0$ )(r + q)		
B 050	101	Req. Storage	(IM. OP.)( $\overline{\text{RNI}}$ )(read index)		
	150	Clr. RNI			
	300	Wait			
	350	Clr. Disable Clr. r			

COMMAND TIMING

CODE		INSTRUCTION	FUNCTION	Effective Address
			Addressing	
SEQUENCE / CYCLE(S):				
EXECUTION TIME :		$\overline{\text{ind}}, q, i$	2nd Pass	
TIME	PAGE / TERM	COMMAND	CONDITION	REMARKS
ADR 000	39	Z → X		
A 100	51	X → Addend	$\Delta \neq + \overline{\text{RNI}}$	
	49	Y → Adder	$r(\overline{\text{RNI}} + \Delta \neq 0) +$	read index
250	41	Set Adder → Y		
300	41	Adder → Y		
	49	Y → Adder	$(\overline{\text{INT}})(\overline{\text{ind}})(q)(\overline{\text{RNI}} + \Delta \neq 0)$	
	51	Q → Adder	$(\overline{\text{INT}})(\overline{\text{ind}})(q)(\overline{\text{RNI}} + \Delta \neq 0)$	
	13	Set read index	$(\overline{\text{INT}})(\overline{\text{ind}})(i)(\overline{\text{RNI}} + \Delta \neq 0)$	
B 050	101	Req. Storage	$(\text{IM. OP.})(\overline{\text{RNI}})(\overline{\text{read index}})$	
	39	Set Adder → X	$(\overline{\text{ind}})(q)(\overline{\text{RNI}} + \Delta \neq 0) + \text{INT}$	
	41	Set Adder → Y	$(\overline{\text{ind}})(q)(\overline{\text{RNI}} + \Delta \neq 0) (\overline{\text{INT}})$	
100	23	Clr. q	$(\overline{\text{ind}})(q)(\overline{\text{RNI}} + \Delta \neq 0)(\overline{\text{INT}})$	
100	39	Adder → X		
	41	Adder → Y		
	23	Clr r	Disable Clr. r	
300	23	Clr. i	read index	

COMMAND TIMING

CODE		INSTRUCTION		FUNCTION	Effective Address
				Addressing	
SEQUENCE / CYCLE(S): $\overline{\text{ind}}, q, i$					
EXECUTION TIME : 3rd and Last Pass					
TIME	PAGE / TERM	COMMAND	CONDITION	REMARKS	
ADR 000	39	Z → X			
A 100	51 49	X → Addend Y → Adder	$\Delta \neq 0 + \overline{\text{RNI}}$ $(r)(\overline{\text{RNI}} + \Delta \neq 0) + \text{read index}$		
250	39 41	Set Adder → X Set Adder → Y	$(r)(\overline{\text{RNI}} + \Delta \neq 0) + \text{read index}$		
300	39 41 13	Adder → X Adder → Y Clr. read index	$(\overline{\text{INT}})(\overline{\text{ind}})(i)(\overline{\text{RNI}} + \Delta \neq 0)$		
B 050	101	Req. Storage  Completion of timing shown on page 95.	$(\overline{\text{IM. OP.}})(\overline{\text{RNI}})(\text{read index})$		

COMMAND TIMING

CODE		INSTRUCTION	FUNCTION	Effective Address
1010-A			Addressing	$P+1+(P+1)+(Q)$
SEQUENCE / CYCLE(S):				
EXECUTION TIME : $r, \Delta = 0, \overline{\text{ind}}, q, \overline{i}$				
1st Pass				
TIME	PAGE / TERM	COMMAND	CONDITION	REMARKS
RNI				
000	39	Z → X		
025	23	X → F		
A				
050	13	Set $\Delta = 0$		
	9	Set ADR	$F \neq 0$ (Sweep + Enter)(Protect Fault)	
	39	Clr. X upper		
ADR				
A 100	51	P → Adder	(RNI)(ADR)( $\Delta=0$ )	
	49	+1 ↔ Adder	(RNI)(ADR)( $\Delta=0$ )	
A 250	39	Set Adder → P	(RNI)(ADR)( $\Delta=0$ )	
	41	Set Adder → Y	ADR	
	300	Adder → P		
	41	Adder → Y		
	350	Set Disable Clr r	( $\Delta = 0$ )(r + q)	
B 050	101	Req. Storage	(IM. OP.)(RNI)(read index)	
	150	Clr. RNI		
	300	Wait		
	350	Clr. Disable Clr. r		

COMMAND TIMING

CODE		INSTRUCTION		FUNCTION	
				Addressing	Effective Address
SEQUENCE / CYCLE(S):					
$\overline{\text{ind}}, q, \overline{i}$					
EXECUTION TIME :				2nd and Last Pass	
TIME	PAGE / TERM	COMMAND	CONDITION	REMARKS	
ADR 000	39	Z → X			
A 100	51 49	X → Addend Y → Adder	$\Delta \neq 0 + \overline{\text{RNI}}$ $r ( \overline{\text{RNI}} + \Delta \neq 0 ) +$	read index	
250	41	Set Adder → Y			
300	41 49 51	Adder → Y Y → Adder Q → Adder	$(\overline{\text{INT}})(\overline{\text{ind}})(q)(\overline{\text{RNI}} + \Delta \neq 0)$ $(\overline{\text{INT}})(\overline{\text{ind}})(q)(\overline{\text{RNI}} + \Delta \neq 0)$		
B 050	101 39 41	Req. Storage Set Adder → X Set Adder → Y	$(\overline{\text{IM. OP.}})(\overline{\text{RNI}})(\overline{\text{read index}})$ $(\overline{\text{ind}})(q)(\overline{\text{RNI}} + \Delta \neq 0) + \text{INT}$ $(\overline{\text{ind}})(q)(\overline{\text{RNI}} + \Delta \neq 0) (\text{INT})$		
100	23	Clr. q	$(\overline{\text{ind}})(q)(\overline{\text{RNI}} + \Delta \neq 0)(\text{INT})$		
100	39 41	Adder → X Adder → Y			
300	23	Clr. r	Disable Clr. r		
Completion of timing shown on page 95.					

COMMAND TIMING

CODE		INSTRUCTION	FUNCTION	
1001 = 9			Addressing	Effective Address P+1+(P+1)+(00FF)
SEQUENCE / CYCLE(S):				
EXECUTION TIME : $r, \Delta=0, \overline{\text{ind}}, \overline{q}, i$ <span style="float: right;">1st Pass</span>				
TIME	PAGE / TERM	COMMAND	CONDITION	REMARKS
RNI				
000	39	Z → X		
025	23	X → F		
A				
050	13	Set $\Delta = 0$		
	9	Set ADR	$F \neq 0$ ( $\overline{\text{Sweep}} + \overline{\text{Enter}}$ )(Protect Fault)	
	39	Clr. X upper		
ADR				
A 100	51	P → Adder	(RNI)(ADR)( $\Delta=0$ )	
	49	+1 → Adder	(RNI)(ADR)( $\Delta=0$ )	
A 250	37	Set Adder → P	(RNI)(ADR)( $\Delta=0$ )	
	41	Set Adder → Y	ADR	
300	37	Adder → P		
	41	Adder → Y		
350	13	Set Disable Clr. r	( $\Delta=0$ )(r + q)	
B 050	101	Req. Storage	(IM. OP.)( $\overline{\text{RNI}}$ )( $\overline{\text{read index}}$ )	
150	9	Clr. RNI		
350	13	Clr. Disable Clr. r		
		Wait		



COMMAND TIMING

CODE		INSTRUCTION	FUNCTION	Effective Address
			Addressing	
SEQUENCE / CYCLE(S): $\overline{\text{ind}}, \overline{\text{q}}, \text{i}$				
EXECUTION TIME : 2nd Pass				
TIME	PAGE / TERM	COMMAND	CONDITION	REMARKS
ADR 000	39	Z → X		
A 100	51	X → Addend	$\Delta \neq 0 + \overline{\text{RNI}}$	
	49	Y → Adder	$(\text{r})(\overline{\text{RNI}} + \Delta \neq 0) + \text{read index}$	
250	39	Set Adder → X	$(\text{r})(\overline{\text{RNI}} + \Delta \neq 0) + \text{read index}$	
	41	Set Adder → Y		
300	39	Adder → X		
	41	Adder → Y		
	13	Set read index	$(\overline{\text{INT}})(\overline{\text{ind}})(\text{i})(\overline{\text{RNI}} + \Delta \neq 0)$	
B 050	101	Req. Storage	$(\overline{\text{IM.OP.}})(\overline{\text{RNI}})(\overline{\text{read index}})$	
300	23	Clr. i	read index	
	23	Clr. r	$\overline{\text{Disable clr. r}}$	
		Wait		

COMMAND TIMING

CODE		INSTRUCTION	FUNCTION	Effective Address
			Addressing	
SEQUENCE / CYCLE(S): $\overline{\text{ind}}, \overline{\text{q}}, \text{i}$				
EXECUTION TIME : 3rd and Last Pass				
TIME	PAGE / TERM	COMMAND	CONDITION	REMARKS
ADR 000	39	Z → X		
A 100	51 49	X → Addend Y → Adder	$\Delta \neq 0 + \overline{\text{RNI}}$ $(\text{r})(\overline{\text{RNI}} + \Delta \neq 0) + \text{read index}$	
250	39 41	Set Adder → X Set Adder → Y	$(\text{r})(\overline{\text{RNI}} + \Delta \neq 0) + \text{read index}$	
300	39 41 13	Adder → X Adder → Y Clr. read index	$(\overline{\text{INT}})(\overline{\text{ind}})(\text{i})(\overline{\text{RNI}} + \Delta \neq 0)$	
B 050	101	Req. Storage  Completion of timing shown on page 95.	$(\text{IM . OP.})(\overline{\text{RNI}})(\overline{\text{read index}})$	

COMMAND TIMING

CODE		INSTRUCTION	FUNCTION	
1000 = 8			Addressing	Effective Address P+1+(P+1)
SEQUENCE / CYCLE(S):				
EXECUTION TIME : $r, \Delta = 0, \overline{\text{ind}}, \overline{q}, \overline{i}$ <span style="float: right;">1st Pass</span>				
TIME	PAGE / TERM	COMMAND	CONDITION	REMARKS
RNI				
000	39	Z → X		
025	23	X → F		
A				
050	13	Set $\Delta = 0$		
	9	Set ADR	F ≠ 0 (Sweep + Enter) (Protect Fault)	
	39	Clr. X upper		
ADR				
A				
100	51	P → Adder	(RNI)(ADR)( $\Delta \neq 0$ )	
	49	+1 → Adder	(RNI)(ADR)( $\Delta \neq 0$ )	
A				
250	37	Set Adder → P	(RNI)(ADR)( $\Delta \neq 0$ )	
	41	Set Adder → Y	ADR	
300	37	Adder → P		
	41	Adder → Y		
350	13	Set Disable Clr r	( $\Delta = 0$ )(r + q)	
B				
050	101	Req. Storage	(IM. OP.)(RNI)(read index)	
150	9	Clr. RNI		
350	13	Clr. Disable Clr. r		
		Wait		

COMMAND TIMING

CODE		INSTRUCTION	FUNCTION Effective Address Addressing	
SEQUENCE / CYCLE(S): $\overline{\text{ind}}, \overline{\text{q}}, \overline{\text{i}}$				
EXECUTION TIME :			2nd and Last Pass	
TIME	PAGE / TERM	COMMAND	CONDITION	REMARKS
ADR 000	39	Z → X		
A 100	51 49	X → Addend Y → Adder	$\Delta \neq 0 + \overline{\text{RNI}}$ $(\text{r})(\overline{\text{RNI}} + \Delta \neq 0) + \text{read index}$	
250	41	Set Adder → Y	Unconditional	
300	41	Adder → Y		
B 050	101	Req. Storage	$(\text{IM. OP.})(\overline{\text{RNI}})(\text{read index})$	
300	13	Clr. r	$\overline{\text{Disable Clr. r}}$	
Completion of timing shown on page 95.				

COMMAND TIMING

CODE 1111=F		INSTRUCTION	Addressing	FUNCTION Effective Address (P+Δ)+(Q)+(00FF)
SEQUENCE / CYCLE(S): r, ind, Δ≠0, q, i				
EXECUTION TIME : First Pass				
TIME	PAGE / TERM	COMMAND	CONDITION	REMARKS
RNI 000	39	Z → X		
025	23	X → F		
A 050	13	Clr. Δ=0	Δ≠0	
	9	Set ADR	F≠0 (Sweep + Enter)(Protect Fault)	
	39	Clr. X upper		
	39	Extend Δ sign	r(RNI)	
ADR A 100	51	X → Addend	$\overline{RNI(\Delta=0)}$	
	49	Y → Adder	r(RNI+Δ≠0)+read index	
250	39	Set Adder → X	r( $\overline{RNI+\Delta\neq 0}$ )+read index	
	41	Set Adder → Y		
300	39	Adder → X		
	41	Adder → Y		
B 050	101	Req. Storage	IM. OP. ( $\overline{RNI}$ )(read index)	
150	9	Clr. RNI		
300	23	Clr. r	Disable Clr. r	
		Wait for reply		

COMMAND TIMING

CODE		INSTRUCTION	FUNCTION Effective Address	
			Addressing	
SEQUENCE / CYCLE(S): ind, q, i				
EXECUTION TIME: 2nd Pass				
TIME	PAGE / TERM	COMMAND	CONDITION	REMARKS
ADR 000	39	Z → X		
A 100	51	X → Addend	$\overline{(RNI)}(\Delta=0)$	
100	23	Clr. ind	$X_{15}=0(\overline{RNI})(\bar{r})$	
250	41	Set Adder → Y		
300	41	Adder → Y		
	49	+1 → Adder	INT	
	45	Set XR	INT	
	49	Y → Adder	$\overline{(INT)}(\overline{ind})(q)(\overline{RNI}+\Delta\neq 0)$	
	51	Q → Adder	$\overline{(INT)}(\overline{ind})(q)(\overline{RNI}+\Delta\neq 0)$	
	13	Set read index	$ind(i)(\overline{RNI}+\Delta\neq 0)(\overline{INT})$	
350	23	Clr. F	INT	
B 050	101	Req. Storage	$\overline{IM. OP. (RNI)}(\overline{read index})$	
	39	Set Adder → X	$\overline{(ind)}(q)(\overline{RNI}+\Delta\neq 0)+INT$	
	41	Set Adder → Y	$\overline{(INT)}(\overline{ind})(q)(\overline{RNI}+\Delta\neq 0)$	
	41	Set state → Y	INT	
100	23	Clr. q	$\overline{(INT)}(\overline{ind})(q)(\overline{RNI}+\Delta\neq 0)$	
100	41	Adder → Y		
	41	state → Y		
	39	Adder → X		
300	23	Clr. i	read index	
		Wait		

COMMAND TIMING

CODE		INSTRUCTION	FUNCTION Effective Address	
			Addressing	
SEQUENCE / CYCLE(S):				
i=1 (read index is set)				
EXECUTION TIME :				
Last Pass				
TIME	PAGE / TERM	COMMAND	CONDITION	REMARKS
ADR 000	39	Z → X		
A 100	51	X → Addend	$(\overline{RNI})(\Delta=0)$	
	49	Y → Adder	$r(\overline{RNI}+\Delta\neq 0)+\text{read index}$	
250	41	Set Adder → Y		
250	39	Set Adder → X	$r(\overline{RNI}+\Delta\neq 0)+\text{read index}$	
300	39	Adder → X		
	41	Adder → Y		
	13	Clr. read index		
B 050	101	Req. Storage	$\overline{IM. OP. (RNI)(read index)}$	
		Completion of timing shown on page 95.		

COMMAND TIMING

CODE		INSTRUCTION	FUNCTION Effective Address	
1110=E			Addressing	(P+Δ)+(Q)
SEQUENCE / CYCLE(S):				
EXECUTION TIME :				
			r, ind, Δ≠0, q, $\bar{i}$	First Pass
TIME	PAGE / TERM	COMMAND	CONDITION	REMARKS
RNI	000	39	Z → X	
	025	23	X → F	
A	050	13	Clr. Δ=0	Δ≠0 (Sweep + Enter)(Protect Fault)
		9	Set ADR	F≠0
		39	Clr. X upper	
		39	Extend Δ sign	(r)(RNI)
ADR				
A	100	51	X → Addend	(RNI)(Δ=0)
		49	Y → Adder	r(RNI+Δ≠0)+read index
	250	39	Set Adder → X	r(RNI+Δ≠0)+read index
		41	Set Adder → Y	
	300	39	Adder → X	
		41	Adder → Y	
B	050	101	Req. Storage	IM. OP. (RNI)(read index)
	150	9	Clr. RNI	
	300	23	Clr. r	Disable Clr. r
			Wait for reply	



COMMAND TIMING

CODE		INSTRUCTION	FUNCTION	Effective Address
			Addressing	
SEQUENCE / CYCLE(S): ind=1, q=1, i=0				
EXECUTION TIME: 2nd Pass				
TIME	PAGE / TERM	COMMAND	CONDITION	REMARKS
ADR 000	39	Z → X		
A 100	51	X → Addend	$\overline{(RNI)}(\Delta=0)$	
100	23	Clr. ind	$X_{15} = 0(\overline{RNI}) (\bar{r})$	
250	41	Set Adder → Y		
300	41	Adder → Y		
	49	+1 → Adder	INT	
	45	Set XR	INT	
	49	Y → Adder	$\overline{(INT)}(\overline{ind})(q)(\overline{RNI}+\Delta\neq 0)$	
	51	Q → Adder	$\overline{(INT)}(\overline{ind})(q)(\overline{RNI}+\Delta\neq 0)$	
350	23	Clr. F	INT	
B 050	101	Req. Storage	$\overline{IM, OP.}(\overline{RNI})(\text{read index})$	
	39	Set Adder → X	$\overline{(ind)}(q)(\overline{RNI}+\Delta\neq 0)+INT$	
	41	Set Adder → Y	$INT(\overline{ind})(q)(\overline{RNI}+\Delta\neq 0)$	
	41	Set state → Y	INT	
100	23	Clr. q	$\overline{(INT)}(\overline{ind})(q)(\overline{RNI}+\Delta\neq 0)$	
100	41	Adder → Y		
	41	state → Y		
	39	Adder → X		
Completion of timing shown on page 95.				

COMMAND TIMING

CODE		INSTRUCTION		FUNCTION	
1101=D				Addressing	Effective Address (P+Δ)+(00FF)
SEQUENCE / CYCLE(S):					
EXECUTION TIME :					
				r, ind, Δ≠0, q̄, i	First Pass
TIME	PAGE / TERM	COMMAND	CONDITION	REMARKS	
RNI					
000	39	Z → X			
025	23	X → F			
A 050	13	Clr. Δ=0	Δ≠0 (Sweep + Enter)(Protect Fault)		
	9	Set ADR	F≠0		
	39	Clr. X upper			
	39	Extend Δ sign	r(RNI)		
ADR					
A 100	51	X → Addend	(RNI)(Δ=0)		
	49	Y → Adder	r(RNI+Δ≠0)+read index		
250	39	Set Adder → X	r(RNI+Δ≠0)+read index		
	41	Set Adder → Y			
300	39	Adder → X			
	41	Adder → Y			
B 050	101	Req. Storage	IM. OP. (RNI)(read index)		
150	9	Clr. RNI			
300	23	Clr. r	Disable Clr. r		
		Wait for reply.			

COMMAND TIMING

CODE		INSTRUCTION	FUNCTION Effective Address	
			Addressing	
SEQUENCE / CYCLE(S): ind=1, q=0, i=1				
EXECUTION TIME : 2nd Pass				
TIME	PAGE / TERM	COMMAND	CONDITION	REMARKS
ADR 000	39	Z → X		
A 100	51	X → Addend	$\overline{(RNI)}(\Delta=0)$	
100	23	Clr. ind	$X_{15}=0(\overline{RNI})(\overline{r})$	
250	41	Set Adder → Y		
300	41	Adder → Y		
	49	+1 → Adder	INT	
	45	Set XR	INT	
	13	Set read index	$\overline{ind}(i)(\overline{RNI}+\Delta \neq 0)(INT)$	
350	23	Clr. F	INT	
B 050	101	Req. Storage	$IM.OP.(\overline{RNI})(\overline{read\ index})$	
	41	Set state → Y	INT	
	39	Set Adder → X	$\overline{ind}(q)(\overline{RNI}+\Delta \neq 0)+INT$	
100	41	state → Y		
	39	Adder → X		
300	23	Clr. i	read index	
		Wait		

COMMAND TIMING

CODE		INSTRUCTION	FUNCTION	Effective Address
			Addressing	
SEQUENCE / CYCLE(S):				
			i=1 (read index is set)	Last Pass
EXECUTION TIME :				
TIME	PAGE / TERM	COMMAND	CONDITION	REMARKS
ADR 000	39	Z → X		
A 100	51 49	X → Addend Y → Adder	$\overline{(RNI)}(\Delta=0)$ $r(\overline{RNI}+\Delta\neq 0)+read\ index$	
250	39	Set Adder → X	$r(\overline{RNI}+\Delta\neq 0)+read\ index$	
250	41	Set Adder → Y		
300	39	Adder → X		
	41	Adder → Y		
	13	Clr. read index		
B 050	101	Req. Storage	$\overline{IM. OP. (RNI)(read\ index)}$	
		Completion of timing shown on page 95.		

COMMAND TIMING

CODE 1100=C		INSTRUCTION	FUNCTION	Effective Address (P+Δ)
SEQUENCE / CYCLE(S): r, ind, Δ≠0, $\overline{q}$ , $\overline{i}$				
EXECUTION TIME : First Pass				
TIME	PAGE / TERM	COMMAND	CONDITION	REMARKS
RNI 000 025	39 23	Z → X X → F		
A 050	13 9 39 39	Clr. Δ=0 Set ADR Clr. X upper Extend Δ sign	Δ≠0 (Sweep + Enter)(Protect Fault) F≠0 r(RNI)	
ADR				
A 100	51 49	X → Addend Y → Adder	(RNI)(Δ≠0) r(RNI+Δ≠0)+read index	
250	39 41	Set Adder → X Set Adder → Y	r(RNI+Δ≠0)+read index	
300	39 41	Adder → X Adder → Y		
B 050	101	Req. Storage	IM. OP. (RNI)(read index)	
150	9	Clr. RNI		
300	23	Clr. r Wait for reply	Disable Clr. r	

COMMAND TIMING

CODE		INSTRUCTION	FUNCTION	Effective Address
			Addressing	
SEQUENCE / CYCLE(S): ind=1, q=0, i=0				
EXECUTION TIME : 2nd Pass				
TIME	PAGE / TERM	COMMAND	CONDITION	REMARKS
ADR				
000	39	Z → X		
A	100	X → Addend	$\overline{(RNI)}(\Delta=0)$	
	23	Clr. ind	$X_{15} = 0(\overline{RNI})(\bar{r})$	
250	41	Set Adder → Y		
300	41	Adder → Y		
	49	+1 → Adder	INT	
	45	Set XR	INT	
350	23	Clr. F	INT	
B	050	Req. Storage	$\overline{IM. OP. (RNI)}(\text{read index})$	
	39	Set Adder → X	$(\overline{ind})(q)(\overline{RNI} + \Delta \neq 0) + INT$	
	41	Set state → Y	INT	
100	39	Adder → X		
	41	state → Y		
		Completion of timing shown on page 95.		

COMMAND TIMING

CODE		INSTRUCTION		FUNCTION Effective Address	
1011=B				Addressing	P+Δ+(Q)+(00FF)
SEQUENCE / CYCLE(S):					
r, Δ≠0, $\overline{\text{ind}}$ , q, i					
EXECUTION TIME :					
First Pass					
TIME	PAGE / TERM	COMMAND	CONDITION	REMARKS	
RNI					
A	000	39	Z → X		
	025	23	X → F		
	050	13	Clr. Δ=0	Δ≠0	
		9	Set ADR	F≠0 (Sweep + Enter)(Protect Fault)	
		39	Clr. X upper		
		39	Extend Δ sign	r(RNI)	
ADR					
A	100	51	X → Addend	$\overline{(\text{RNI})}(\Delta \neq 0)$	
		49	Y → Adder	r( $\overline{(\text{RNI} + \Delta \neq 0)}$ )+read index)	
	250	39	Set Adder → X	r( $\overline{(\text{RNI} + \Delta \neq 0)}$ )+read index	
		41	Set Adder → Y		
	300	39	Adder → X		
		41	Adder → Y		
		49	Y → Adder	$\overline{(\text{INT})}(\overline{\text{ind}})(q)(\overline{(\text{RNI} + \Delta \neq 0)})$	
		51	Q → Adder	$\overline{(\text{INT})}(\overline{\text{ind}})(q)(\overline{(\text{RNI} + \Delta \neq 0)})$	
		13	Set read index	$(\overline{\text{ind}})(i)(\overline{(\text{RNI} + \Delta \neq 0)})\overline{(\text{INT})}$	
B	050	101	Req. Storage	IM. OP. $\overline{(\text{RNI})}(\overline{\text{read index}})$	
		39	Set Adder → X	$(\overline{\text{ind}})(q)(\overline{(\text{RNI} + \Delta \neq 0)}) + \text{INT}$	
		41	Set Adder → Y	$(\overline{\text{INT}})(\overline{\text{ind}})(q)(\overline{(\text{RNI} + \Delta \neq 0)})$	
	100	23	Clr. q	$(\overline{\text{INT}})(\overline{\text{ind}})(q)(\overline{(\text{RNI} + \Delta \neq 0)})$	
	100	41	Adder → Y		
		39	Adder → X		
	150	9	Clr. RNI		
	300	23	Clr. r	Disable Clr. r	
		23	Clr. i	read index	
			Wait		

COMMAND TIMING

CODE		INSTRUCTION	Addressing	FUNCTION Effective Address
SEQUENCE / CYCLE(S): i=1 (read index is set)				
EXECUTION TIME: Last Pass				
TIME	PAGE / TERM	COMMAND	CONDITION	REMARKS
ADR 000	39	Z → X		
A 100	51	X → Addend	$\overline{(RNI)}(\Delta=0)$	
	49	Y → Adder	$r(\overline{RNI}+\Delta \neq 0)+\text{read index}$	
250	39	Set Adder → X	$r(\overline{RNI}+\Delta \neq 0)+\text{read index}$	
250	41	Set Adder → Y		
300	39	Adder → X		
	41	Adder → Y		
	13	Clr. read index		
B 050	101	Req. Storage	$\overline{(IM.OP.)}(\overline{RNI})(\overline{\text{read index}})$	
		Completion of timing shown on page 95.		



COMMAND TIMING

CODE		INSTRUCTION	FUNCTION Effective Address	
1010=A			Addressing	P+Δ+(Q)
SEQUENCE / CYCLE(S):				
$r, \Delta \neq 0, \overline{\text{ind}}, q, \overline{i}$				
EXECUTION TIME :				
First Pass				
TIME	PAGE / TERM	COMMAND	CONDITION	REMARKS
RNI				
000	39	Z → X		
025	23	X → F		
A 050	13	Clr. Δ=0	Δ≠0	
	9	Set ADR	F≠0 (Sweep + Enter)(Protect Fault)	
	39	Clr. X upper		
	39	Extend Δ sign	r(RNI)	
ADR				
A 100	51	X → Addend	(Δ=0)(RNI)	
	49	Y → Adder	read index+(r)(RNI+Δ≠0)	
250	39	Set Adder → X	read index+(r)(RNI+Δ≠0)	
	41	Set Adder → Y		
300	39	Adder → X		
	41	Adder → Y		
	49	Y → Adder	( $\overline{\text{INT}}$ )( $\overline{\text{ind}}$ )(q)(RNI+Δ≠0)	
	51	Q → Adder	( $\overline{\text{INT}}$ )( $\overline{\text{ind}}$ )(q)(RNI+Δ≠0)	
B 050	101	Req. Storage	IM.OP.(read index)(RNI)	
	39	Set Adder → X	( $\overline{\text{ind}}$ )(q)(RNI+Δ≠0+INT)	
	41	Set Adder → Y	(INT)( $\overline{\text{ind}}$ )(q)(RNI+Δ≠0)	
100	23	Clr. q	( $\overline{\text{INT}}$ )( $\overline{\text{ind}}$ )(q)(RNI+Δ≠0)	
100	41	Adder → Y		
	39	Adder → X		
300		Clr. r	Disable Clr. r	
Completion of timing shown on page 95.				

COMMAND TIMING

CODE		INSTRUCTION		FUNCTION Effective Address	
1001=9				Addressing P+Δ+(00FF)	
SEQUENCE / CYCLE(S): r, Δ≠0, $\overline{\text{ind}}$ , $\overline{\text{q}}$ , i					
EXECUTION TIME : First Pass					
TIME	PAGE / TERM	COMMAND	CONDITION	REMARKS	
RNI	000 025	39 23	Z → X X → F		
A	050	13 9 39 39	Clr. Δ=0 Set ADR Clr. X upper Extend Δ sign	Δ≠0 (Sweep + Enter)(Protect Fault) F≠0 r(RNI)	
ADR					
A	100	51 49	X → Addend Y → Adder	(Δ=0)(RNI) read index+(r)(RNI+Δ≠0)	
	250 22	39 41	Set Adder → X Set Adder → Y	read index+(r)(RNI+Δ≠0)	
	300	39 41 13	Adder → X Adder → Y Set read index	$\overline{\text{ind}}$ (i)(RNI+Δ≠0)(INT)	
B	050	101	Req. Storage	IM. OP. (read index)(RNI)	
	150	9	Clr. RNI		
	300	23 23	Clr. r Clr. i	read index	
			Wait		



COMMAND TIMING

CODE		INSTRUCTION		FUNCTION Effective Address	
1000=8				Addressing P+Δ	
SEQUENCE / CYCLE(S): r, Δ≠0, $\overline{\text{ind}}$ , $\overline{\text{q}}$ , $\overline{\text{i}}$					
EXECUTION TIME : First Pass					
TIME	PAGE / TERM	COMMAND	CONDITION	REMARKS	
RNI					
000	39	Z → X			
025	23	X → F			
A	050	13 Clr. Δ=0	Δ≠0		
	9	Set ADR	F≠0 (Sweep + Enter)(Protect Fault)		
	39	Clr. X upper			
	39	Extend Δ sign	r(RNI)		
ADR					
A	100	51 X → Addend	(Δ=0)(RNI)		
	49	Y → Adder	read index (r)(RNI+Δ≠0)		
	250	39 Set Adder → X	(read index+r) (RNI + Δ ≠ 0)		
	41	Set Adder → Y			
	300	39 Adder → X			
	41	Adder → Y			
B	050	101 Req. Storage	IM. OP. (read index)(RNI)		
		Completion of timing shown on page 95.			

COMMAND TIMING

CODE		INSTRUCTION	FUNCTION	Effective Address
0111=7			Addressing	(P+1)+(Q)+(00FF)
SEQUENCE / CYCLE(S):				
EXECUTION TIME : $\overline{r}$ , $\Delta=0$ , ind, q, i First Pass				
TIME	PAGE / TERM	COMMAND	CONDITION	REMARKS
RNI				
000	39	Z → X		
025	23	X → F		
A	050	13 Set $\Delta=0$ 9 Set ADR 39 Clr. X upper	$\Delta=0$ $F \neq 0$ (Sweep + Enter)(Protect Fault)	
ADR				
A	100	51 P → Adder 49 +1 → Adder	RNI( $\Delta=0$ )ADR. RNI( $\Delta=0$ )ADR.	
A	250	37 Set Adder → P 41 Set Adder → Y	RNI( $\Delta=0$ )ADR.	
	300	13 Set IM. OP. 37 Adder → P 41 Adder → Y	$\overline{(r)}(\Delta=0)(\overline{INT})(\overline{ind})(i+q)(\overline{STA+STQ+SPA+RAO+RTJ+JMP})(RNI)$	
	350	13 Set Disable Clr. r	$(\Delta=0)(r + q)$	
B	050	101 Req. Storage	IM. OP. (read index)(RNI)	
	150	9 Clr. RNI		
	350	13 Clr. Disable Clr r Wait		

COMMAND TIMING

CODE	INSTRUCTION	Address	FUNCTION	Effective Address
SEQUENCE / CYCLE(S): ind, q, i				
EXECUTION TIME : 2nd Pass				
TIME	PAGE / TERM	COMMAND	CONDITION	REMARKS
ADR 000	39	Z → X		
A 100	51	X → Addend	$(\Delta \neq 0)(RNI)$	
100	23	Clr. ind	$X_{15} = 0(\overline{RNI})(\overline{F_{11}})$	
250	41	Set Adder → Y		
300	41	Adder → Y		
	49	+1 → Adder	INT	
	45	Set XR	INT	
	49	Y → Adder	$(\overline{INT})(\overline{ind})(q)(\overline{RNI} + \Delta \neq 0)$	
	51	Q → Adder	$(\overline{INT})(\overline{ind})(q)(\overline{RNI} + \Delta \neq 0)$	
	13	Set read index	$ind(i)(\overline{RNI} + \Delta \neq 0)(\overline{INT})$	
350	23	Clr. F	INT	
B 050	101	Req. Storage	$\overline{IM}, OP(\overline{read\ index})(\overline{RNI})$	
	39	Set Adder → X	$(\overline{ind})(q)(\overline{RNI} + \Delta \neq 0) + INT$	
	41	Set Adder → Y	$(\overline{INT})(\overline{ind})(q)(\overline{RNI} + \Delta \neq 0)$	
	41	Set state → Y	INT	
100	23	Clr. q	$(\overline{INT})(\overline{ind})(q)(\overline{RNI} + \Delta \neq 0)$	
100	41	Adder → Y		
	41	state → Y		
	39	Adder → X		
300	23	Clr. i	read index	
		Wait for reply		

COMMAND TIMING

CODE		INSTRUCTION		FUNCTION Effective Address	
				Addressing	
SEQUENCE / CYCLE(S): i=1 (read index is set)					
EXECUTION TIME: Last Pass					
TIME	PAGE / TERM	COMMAND	CONDITION	REMARKS	
ADR 000	39	Z → X			
A 100	51	X → Addend	$(\Delta=0)(RNI)$		
	49	Y → Adder	read index+(r)( $\overline{RNI}+\Delta \neq 0$ )		
250	39	Set Adder → X	read index+(r)( $\overline{RNI}+\Delta \neq 0$ )		
250	41	Set Adder → Y			
300	39	Adder → X			
	41	Adder → Y			
	13	Clr. read index			
B 050	101	Req. Storage	IM. OP. (read index)( $\overline{RNI}$ )		
		Completion of timing shown on page 95.			

**COMMAND TIMING**

CODE		INSTRUCTION		FUNCTION	Effective Address
0110=6				Addressing	(P+1)+(Q)
SEQUENCE / CYCLE(S): $\bar{r}, \Delta=0, \text{ind}, q, \bar{i}$					
EXECUTION TIME: First Pass					
TIME	PAGE / TERM	COMMAND	CONDITION	REMARKS	
RNI	000	39	Z → X		
	025	23	X → F		
A	050	13	Set Δ=0	Δ=0	
		9	Set ADR	F≠0 (Sweep + Enter)(Protect Fault)	
		39	Clr. X upper		
ADR					
A	100	51	P → Adder	RNI(Δ=0)ADR.	
		49	+1 → Adder	RNI(Δ=0)ADR.	
A	250	37	Set Adder → P	RNI(Δ=0)ADR.	
		41	Set Adder → Y		
	300	13	Set IM. OP.	(F)(Δ=0)(INT)(ind)(i+q)(STA+STQ+SPA+RAO+RTJ	
		37	Adder → P	+JMP)	
		41	Adder → Y		
	350	13	Set Disable Clr r	(Δ = 0)(r + q)	
B	050	101	Req. Storage	IM. OP. (read index)(RNI)	
	150	9	Clr. RNI		
	300	9	Clr. ADR	RNI+ROP+STO	
	350	13	Clr Disable Clr r		
			Wait		



**COMMAND TIMING**

CODE		INSTRUCTION	FUNCTION	Effective Address
			Addressing	
SEQUENCE / CYCLE(S): ind=1, q=1, i=0				
EXECUTION TIME : 2nd Pass				
TIME	PAGE / TERM	COMMAND	CONDITION	REMARKS
ADR	000	39 Z → X		
A	100	51 X → Addend	$\overline{(\Delta=0)}(\overline{RNI})$	
	100	23 Clr. ind	$\overline{(\overline{RNI})(\overline{F}_{11})(X_{15}=0)}$	
	250	41 Set Adder → Y		
	300	41 Adder → Y		
		49 +1 → Adder	INT	
		45 Set XR	INT	
		49 Y → Adder	$\overline{(\overline{INT})(\overline{ind})(q)(\overline{RNI}+\Delta\neq 0)}$	
		51 Q → Adder	$\overline{(\overline{INT})(\overline{ind})(q)(\overline{RNI}+\Delta\neq 0)}$	
	350	23 Clr. F	INT	
B	050	101 Req. Storage	$\overline{(\overline{IM. OP.})(\overline{read\ index})(\overline{RNI})}$	
		39 Set Adder → X	$\overline{(\overline{ind})(q)(\overline{RNI}+\Delta\neq 0)+INT}$	
		41 Set Adder → Y	$\overline{INT(\overline{ind})(q)(\overline{RNI}+\Delta\neq 0)}$	
		41 Set state → Y	INT	
	100	23 Clr. q	$\overline{(\overline{INT})(\overline{ind})(q)(\overline{RNI}+\Delta\neq 0)}$	
	100	41 Adder → Y		
		41 state → Y		
		39 Adder → X		
Completion of timing shown on page 95.				

**COMMAND TIMING**

CODE		INSTRUCTION		FUNCTION Effective Address	
0101=5				Addressing (P+1)+(00FF)	
SEQUENCE / CYCLE(S): $\overline{r}, \Delta=0, \text{ind}, \overline{q}, i$					
EXECUTION TIME: <span style="float:right">First Pass</span>					
TIME	PAGE / TERM	COMMAND	CONDITION	REMARKS	
RNI	000	39	Z → X		
	25	23	X → F		
A	050	13 9 39	Set Δ=0 Set ADR Clr. X upper	Δ=0 F≠0 (Sweep + Enter)(Protect Fault)	
ADR					
A	100	51 49	P → Adder +1 → Adder	(Δ=0)(RNI)(ADR.) (Δ=0)(RNI)(ADR.)	
A	250	37 41	Set Adder → P Set Adder → Y	RNI(Δ=0)(ADR.)	
	300	13 37 41	Set IM. OP. Adder → P Adder → Y	$\overline{(R)}(\Delta=0)(\overline{INT})(\overline{ind})(i+q)(\overline{STA+STQ+SPA+RAO+RTJ+JMP})$	
	350	13	Set Disable Clr r	(Δ = 0)(q + r)	
B	050	101	Req. Storage	IM. OP. (read index)(RNI)	
	150	9	Clr RNI		
	350	13	Clr Disable Clr r Wait		

COMMAND TIMING

CODE		INSTRUCTION	FUNCTION Effective Address	
			Addressing	
SEQUENCE / CYCLE(S):				
		ind=1, q=0, i=1		2nd Pass
EXECUTION TIME :				
TIME	PAGE / TERM	COMMAND	CONDITION	REMARKS
ADR	000	39	Z → X	
A	100	51	X → Addend	$\overline{(\Delta=0)}(\overline{RNI})$
	100	23	Clr. ind	$\overline{(\overline{RNI})(X_{15}=0)(\overline{F_{11}})}$
	250	41	Set Adder → Y	
	300	41	Adder → Y	
		49	+1 → Adder	INT
		45	Set XR	INT
		13	Set read index	$\overline{ind(i)(\overline{RNI+\Delta \neq 0})(\overline{INT})}$
	350	23	Clr. F	INT
B	050	101	Req. Storage	$\overline{IM, OP. (read\ index)(\overline{RNI})}$
		41	Set state → Y	INT
		39	Set Adder → X	$\overline{ind(q)(\overline{RNI+\Delta \neq 0})+INT}$
	100	41	state → Y	
		39	Adder → X	
	300	23	Clr. i	read index
			Wait	

**COMMAND TIMING**

CODE		INSTRUCTION	FUNCTION	Effective Address
			Addressing	
SEQUENCE / CYCLE(S):		i=1 (read index is set)		Last Pass
EXECUTION TIME :				
TIME	PAGE / TERM	COMMAND	CONDITION	REMARKS
ADR 00	39	Z → X		
A 100	51	X → Addend	$(\Delta=0)(RNI)$	
	49	Y → Adder	read index+(r)( $\overline{RNI}+\Delta \neq 0$ )	
250	39	Set Adder → X	read index+(r)( $\overline{RNI}+\Delta \neq 0$ )	
250	41	Set Adder → Y		
300	39	Adder → X		
	41	Adder → Y		
	13	Clr. read index		
B 050	101	Req. Storage	IM. OP. (read index)(RNI)	
		Completion of timing shown on page 95.		

COMMAND TIMING

CODE		INSTRUCTION	FUNCTION	Effective Address
0100 = 4			Addressing	(P+1)
SEQUENCE / CYCLE(S):				
$\bar{r}, \Delta = 0, \text{ind}, \bar{q}, \bar{i}$				
EXECUTION TIME :				
First Pass				
TIME	PAGE / TERM	COMMAND	CONDITION	REMARKS
RNI				
000	39	Z → X		
025	23	X → F		
A 050	13	Set $\Delta = 0$	$\Delta = 0$	
	9	Set ADR	$F \neq 0$ (Sweep + Enter)(Protect Fault)	
	39	Clr X upper		
ADR				
A 100	51	P → Adder	( $\Delta = 0$ )(RNI)(ADR.)	
	49	+1 → Adder	( $\Delta = 0$ )(RNI)(ADR.)	
A 250	37	Set Adder → P	( $\Delta = 0$ )(RNI)(ADR.)	
	41	Set Adder → Y		
	300	37		
	41	Adder → P		
		Adder → Y		
B 050	101	Req. Storage	IM. OP. (read index)(RNI)	
150	9	Clr. RNI		
		Wait		

**COMMAND TIMING**

CODE	INSTRUCTION	FUNCTION	Effective Address
SEQUENCE / CYCLE(S):		ind=1, q=0, i=0	
EXECUTION TIME :		2nd Pass	
TIME	PAGE / TERM	COMMAND	CONDITION
ADR 000	39	Z → X	
A 100	51	X → Addend	$(\Delta \neq 0)(\overline{RNI})$
	23	Clr. ind	$X_{15} = 0(\overline{RNI})(\overline{F}_{11})$
250	41	Set Adder → Y	
300	41	Adder → Y	
	49	+1 → Adder	INT
	45	Set XR	INT
350	23	Clr. F	INT
B 050	101	Req. Storage	$(\overline{IM}, \overline{OP.})(\overline{\text{read index}})(\overline{RNI})$
	39	Set Adder → X	$(\overline{\text{ind}})(\overline{q})(\overline{RNI} + \Delta \neq 0) + \text{INT}$
	41	Set state → Y	INT
100	39	Adder → X	
	41	state → Y	
Completion of timing shown on page 95.			

COMMAND TIMING

CODE		INSTRUCTION		FUNCTION	
0011 = 3				Addressing	
				Effective Address (P+1)+(Q)+(00FF)	
SEQUENCE / CYCLE(S):					
EXECUTION TIME : $\bar{r}, \Delta = 0, \overline{\text{ind}}, q, i$ <span style="float: right;">First Pass</span>					
TIME	PAGE / TERM	COMMAND	CONDITION	REMARKS	
RNI	000	39	Z → X		
	025	23	X → F		
A	050	13	Set $\Delta = 0$	$\Delta = 0$	
		9	Set ADR	$F \neq 0$ (Sweep + Enter)	(Protect Fault)
		39	Clr. X upper		
ADR					
A	100	51	P → Adder	$(\Delta = 0)(\text{RNI})(\text{ADR.})$	
		49	+1 → Adder	$(\Delta = 0)(\text{RNI})(\text{ADR.})$	
A	250	37	Set Adder → P	$(\Delta = 0)(\text{RNI})(\text{ADR.})$	
		41	Set Adder → Y		
	300	13	Set IM. OP.	$(\bar{r})(\Delta = 0)(\overline{\text{INT}})(\overline{\text{ind}})(i+q)$	$(\text{STA} + \text{STQ} + \text{SPA} + \text{RAO} + \text{RTJ} + \text{JMP})$
		37	Adder → P		
		41	Adder → Y		
	350	13	Set Disable Clr. r	$(\Delta = 0)(r + q)$	
B	050	101	Req. Storage	$\overline{\text{IM. OP. (read index)}}(\overline{\text{RNI}})$	
	150	9	Clr. RNI		
	300		Wait		

COMMAND TIMING

CODE		INSTRUCTION	FUNCTION Effective Address	
			Addressing	
SEQUENCE / CYCLE(S): $\overline{r}, \Delta=0, \overline{\text{ind}}, q, i$				
EXECUTION TIME: 2nd Pass				
TIME	PAGE / TERM	COMMAND	CONDITION	REMARKS
ADR				
000	39	Z → X		
A 100	51	X → Addend	$(\Delta=0)(\overline{\text{RNI}})$	
250	41	Set Adder → Y		
300	41	Adder → Y		
	49	Y → Adder	$(\overline{\text{INT}})(\overline{\text{ind}})(q)(\overline{\text{RNI}}+\Delta\neq 0)$	
	51	Q → Adder	$(\overline{\text{INT}})(\overline{\text{ind}})(q)(\overline{\text{RNI}}+\Delta\neq 0)$	
	13	Set read index	$(\overline{\text{ind}})(i)(\overline{\text{RNI}}+\Delta\neq 0)(\overline{\text{INT}})$	
B 050	101	Req. Storage	$\overline{\text{IM. OP. (read index)}}(\overline{\text{RNI}})$	
	39	Set Adder → X	$(\overline{\text{ind}})(q)(\overline{\text{RNI}}+\Delta\neq 0)+\overline{\text{INT}}$	
	41	Set Adder → Y	$(\overline{\text{INT}})(\overline{\text{ind}})(q)(\overline{\text{RNI}}+\Delta\neq 0)$	
100	23	Clr. q	$(\overline{\text{INT}})(\overline{\text{ind}})(q)(\overline{\text{RNI}}+\Delta\neq 0)$	
100	39	Adder → X		
	41	Adder → Y		
300	23	Clr. i	read index	
350	13	Clr. Disable Clr.	r F/F	
		Wait		



COMMAND TIMING

CODE		INSTRUCTION	FUNCTION	Effective Address
			Addressing	
SEQUENCE / CYCLE(S):				
i=1 (read index is set)				
EXECUTION TIME :				Last Pass
TIME	PAGE / TERM	COMMAND	CONDITION	REMARKS
ADR 00	39	Z → X		
A 100	51	X → Addend	$(\Delta=0)(\overline{RNI})$	
	49	Y → Adder	$(r)(\overline{RNI}+\Delta \neq 0) + (\text{read index})$	
250	41	Set Adder → Y		
250	39	Set Adder → X	$(r)(\overline{RNI}+\Delta \neq 0)(\text{read index})$	
300	39	Adder → X		
	41	Adder → Y		
	13	Clr. read index		
B 050	101	Req. Storage	$\overline{IM. OP. (RNI)(read index)}$	
		Completion of timing shown on page 95.		

COMMAND TIMING

CODE		INSTRUCTION		FUNCTION	
0010 = 2				Effective Address (P+1)+(Q)	
SEQUENCE / CYCLE(S):					
$\bar{r}, \Delta=0, \overline{\text{ind}}, q, \bar{i}$					
EXECUTION TIME :				First Pass	
TIME	PAGE / TERM	COMMAND	CONDITION	REMARKS	
RNI					
000	39	Z → X			
025	23	X → F			
A	050	Set Δ = 0	Δ = 0		
	9	Set ADR	F ≠ 0 (Sweep + Enter)(Protect Fault)		
	39	Clr. X upper			
ADR					
A	100	P → Adder	(RNI)(Δ≠0)(ADR.)		
	49	+1 → Adder	(RNI)(Δ≠0)(ADR.)		
A	250	Set Adder → P	(RNI)(Δ≠0)(ADR.)		
	41	Set Adder → Y			
	300	Set IM. OP.	(RNI)( $\bar{r}$ )(Δ = 0)( $\overline{\text{INT}}$ )( $\overline{\text{ind}}$ )(i+q)( $\overline{\text{STA+STQ+SPA+RAO}}$ +RTJ+JMP)		
	37	Adder → P			
	41	Adder → Y			
	350	Set Disable Clr r	(Δ = 0)(r + q)		
B	050	Req. Storage	$\overline{\text{IM. OP. (read index)}}(\overline{\text{RNI}})$		
	150	Clr. RNI			
	300				
	350	Clr Disable Clr r			
		Wait			

COMMAND TIMING

CODE		INSTRUCTION	FUNCTION	Effective Address
			Addressing	
SEQUENCE / CYCLE(S):		$\overline{r}, \Delta=0, \overline{\text{ind}}, q, \overline{i}$		
EXECUTION TIME :		2nd Pass		
TIME	PAGE / TERM	COMMAND	CONDITION	REMARKS
ADR 000	39	Z → X	(P + 1)	
A 100	51	X → Addend	(Δ=0)(RNI)	
250	41	Set Adder → Y		
300	41	Adder → Y		
	49	Y → Adder	$(\overline{\text{INT}})(\overline{\text{ind}})(q)(\overline{\text{RNI}}+\Delta\neq 0)$	
	51	Q → Adder	$(\overline{\text{INT}})(\overline{\text{ind}})(q)(\overline{\text{RNI}}+\Delta\neq 0)$	
B 050	101	Blk. Req. Storage	$(\overline{\text{IM}}, \overline{\text{OP}})(\overline{\text{read index}})(\overline{\text{RNI}})$	
	39	Set Adder → X	$(\overline{\text{ind}})(q)(\overline{\text{RNI}}+\Delta\neq 0)+\text{INT}$	
	41	Set Adder → Y	$(\overline{\text{INT}})(\overline{\text{ind}})(q)(\overline{\text{RNI}}+\Delta\neq 0)$	
100	23	Clr. q	$(\overline{\text{INT}})(\overline{\text{ind}})(q)(\overline{\text{RNI}}+\Delta\neq 0)$	
100	39	Adder → X		
	41	Adder → Y		
Completion of timing shown on page 95.				

COMMAND TIMING

CODE		INSTRUCTION		FUNCTION	Effective Address
0001=1				Addressing	(P+1)+(00FF)
SEQUENCE / CYCLE(S):					
$\bar{r}, \Delta=0, \overline{\text{ind}}, \bar{q}, i$					
EXECUTION TIME :				First Pass	
TIME	PAGE / TERM	COMMAND	CONDITION	REMARKS	
RNI					
000	39	Z → X			
025	23	X → F			
A	050	13 Set Δ=0 9 Set ADR 39 Clr. X upper	Δ=0 F≠0 (Sweep + Enter)(Protect Fault)		
ADR					
A	100	51 P → Adder 49 +1 → Adder	(Δ=0)(RNI)(ADR) (Δ=0)(RNI)(ADR)		
A	250	37 Set Adder → P 41 Set Adder → Y	(Δ=0)(RNI)(ADR)		
	300	13 Set IM. OP. 37 Adder → P 41 Adder → Y	(RNI)( $\bar{r}$ )(Δ=0)(INT)(ind)(i+q)(STA+STQ+SPA+RAO+RTJ+JMP)		
B	050	101 Req. Storage	IM. OP. (read index)(RNI)		
	150	9 Clr. RNI			
		Wait			

**COMMAND TIMING**

CODE		INSTRUCTION	FUNCTION Effective Address	
			Addressing	
SEQUENCE / CYCLE(S): $\overline{r}, \Delta=0, \overline{\text{ind}}, \overline{q}, i$				
EXECUTION TIME: 2nd Pass				
TIME	PAGE / TERM	COMMAND	CONDITION	REMARKS
ADR	000	39	Z → X	
A	100	51	X → Addend	$(\Delta=0)(\overline{\text{RNI}})$
	250	41	Set Adder → Y	
	300	41	Adder → Y	
		13	Set read index	$\overline{\text{ind}}(i)(\overline{\text{RNI}}+\Delta \neq 0)(\overline{\text{INT}})$
B	050	101	Req. Storage	$\overline{\text{IM. OP.}}(\overline{\text{read index}})(\overline{\text{RNI}})$
	300	23	Clr. i	read index
			Wait	

**COMMAND TIMING**

<b>CODE</b>	<b>INSTRUCTION</b>	<b>FUNCTION</b> Effective Address Addressing
-------------	--------------------	---

**SEQUENCE / CYCLE(S):**

i=1 (read index is set)

**EXECUTION TIME :**

Last Pass

TIME	PAGE / TERM	COMMAND	CONDITION	REMARKS
ADR 000	39	Z → X		
A 100	51	X → Addend	$(\Delta \neq 0)(\overline{RNI})$	
	49	Y → Adder	$(r)(\overline{RNI} + \Delta \neq 0) + \text{read index}$	
250	39	Set Adder → X	$(r)(\overline{RNI} + \Delta \neq 0) + \text{read index}$	
	41	Set Adder → Y		
300	39	Adder → X		
	41	Adder → Y		
	13	Clr. read index		
B 050	101	Req. Storage	$\overline{IM. OP. (read index)(\overline{RNI})}$	
		Completion of timing shown on page 95.		

COMMAND TIMING

CODE		INSTRUCTION		FUNCTION	
0000 = 0				Addressing	Effective Address P+1
SEQUENCE / CYCLE(S):					
EXECUTION TIME :				$\bar{r}, \Delta = 0, \overline{\text{ind}}, \bar{q}, \bar{i}$	First Pass
TIME	PAGE / TERM	COMMAND	CONDITION	REMARKS	
RNI	000 025	39 23	Z → X X → F		
A	050	13 9 39	Set Δ = 0 Set ADR Clr. X upper	Δ = 0 F ≠ 0 (Sweep + Enter)(Protect Fault)	
ADR					
A	100	51 49	P → Adder +1 → Adder	(Δ=0)(RNI)(ADR) (Δ=0)(RNI)(ADR)	
A	250	37 41	Set Adder → P Set Adder → Y	(Δ=0)(RNI)(ADR)	
	300	37 41	Adder → P Adder → Y		
B	050	101	Req. Storage  Completion of timing shown on page 95.	IM. OP. (read index)(RNI)	

**COMMAND TIMING**

CODE		INSTRUCTION		FUNCTION Effective Address	
0111=7				Addressing (Δ)+(Q)+(00FF)	
SEQUENCE / CYCLE(S):					
r, ind, q, i, Δ≠0					
EXECUTION TIME :				First Pass	
TIME	PAGE / TERM	COMMAND	CONDITION	REMARKS	
RNI					
000	39	Z → X			
025	23	X → F			
A 050	13	Clr. Δ=0	Δ≠0		
	9	Set ADR	F≠0	(Sweep + Enter)(Protect Fault)	
	39	Clr. X upper			
ADR					
A 100	51	X → Addend	(Δ=0)(RNI)		
250	41	Set Adder → Y			
300	41	Adder → Y			
B 050	101	Req. Storage	IM. OP. (read index)	(RNI)	
150	9	Clr. RNI			
		Wait			



COMMAND TIMING

CODE		INSTRUCTION	FUNCTION Effective Address	
			Addressing	
SEQUENCE / CYCLE(S): ind, q, i				
EXECUTION TIME : 2nd Pass				
TIME	PAGE / TERM	COMMAND	CONDITION	REMARKS
ADR 00	39	Z → X		
A 100	51	X → Addend	$(\Delta \neq 0)(\overline{RNI})$	
100	23	Clr. ind	$X_{15} = 0(\overline{RNI})(r)$	
250	41	Set Adder → Y		
300	41	Adder → Y		
	49	+1 → Adder	INT	
	45	Set XR	INT	
	49	Y → Adder	$(\overline{INT})(\overline{ind})(q)(\overline{RNI} + \Delta \neq 0)$	
	51	Q → Adder	$(\overline{INT})(\overline{ind})(q)(\overline{RNI} + \Delta \neq 0)$	
	13	Set read index	$\overline{ind}(i)(\overline{RNI} + \Delta \neq 0)(\overline{INT})$	
350	23	Clr. F	INT	
B 050	101	Req. Storage	$\overline{IM}, \overline{OP}, (\overline{read\ index})(\overline{RNI})$	
	39	Set Adder → X	$(\overline{ind})(q)(\overline{RNI} + \Delta \neq 0) + INT$	
	41	Set Adder → Y	$(\overline{INT})(\overline{ind})(q)(\overline{RNI} + \Delta \neq 0)$	
	41	Set state → Y	INT	
100	23	Clr. q	$(\overline{INT})(\overline{ind})(q)(\overline{RNI} + \Delta \neq 0)$	
100	41	Adder → Y		
	41	state → Y		
	39	Adder → X		
300	23	Clr. i	read index	
		Wait for reply		

COMMAND TIMING

CODE		INSTRUCTION	FUNCTION	Effective Address
			Addressing	
SEQUENCE / CYCLE(S):				
i=1 (read index is set)				
EXECUTION TIME :				Last Pass
TIME	PAGE / TERM	COMMAND	CONDITION	REMARKS
ADR 000	39	Z → X		
A 100	51	X → Addend	$(\Delta \neq 0)(\overline{RNI})$	
	49	Y → Adder	$(r)(\overline{RNI} + \Delta \neq 0) + \text{read index}$	
250	39	Set Adder → X	$(r)(\overline{RNI} + \Delta \neq 0) + \text{read index}$	
250	41	Set Adder → Y		
300	39	Adder → X		
	41	Adder → Y		
	23	Clr. read index		
B 050	101	Req. Storage	$\overline{IM. OP. (read index)(RNI)}$	
		Completion of timing shown on page 95.		

COMMAND TIMING

CODE		INSTRUCTION		FUNCTION Effective Address	
0110=6				Addressing (Δ)+(Q)	
SEQUENCE / CYCLE(S): $\bar{r}$ , ind, q, $\bar{i}$ , Δ≠0					
EXECUTION TIME : First Pass					
TIME	PAGE / TERM	COMMAND	CONDITION	REMARKS	
RNI					
000	39	Z → X			
025	23	X → F			
A	050	Clr. Δ=0	Δ≠0		
	9	Set ADR	F≠0 (Sweep + Enter)(Protect Fault)		
	39	Clr. X upper			
ADR					
A	100	X → Addend	(Δ=0)(RNI)		
	250	Set Adder → Y			
	300	Adder → Y			
B	050	Req. Storage	IM. OP. (read index)(RNI)		
	150	Clr. RNI			
		Wait			

**COMMAND TIMING**

CODE		INSTRUCTION	FUNCTION	Effective Address
0101=5			Addressing	( $\Delta$ )+(00FF)
SEQUENCE / CYCLE(S): $\overline{r}$ , ind, $\overline{q}$ , i, $\Delta \neq 0$				
EXECUTION TIME : First Pass				
TIME	PAGE / TERM	COMMAND	CONDITION	REMARKS
RNI				
000	39	Z $\rightarrow$ X		
025	23	X $\rightarrow$ F		
A	050	Clr. $\Delta=0$	$\Delta \neq 0$	
	9	Set ADR	$F \neq 0$ (Sweep + Enter) (Protect Fault)	
	39	Clr. X upper		
ADR				
A	100	X $\rightarrow$ Addend	( $\Delta=0$ )(RNI)	
	250	Set Adder $\rightarrow$ Y		
	300	Adder $\rightarrow$ Y		
B	050	Req. Storage	IM. OP. (RNI)(read index)	
	150	9 Clr. RNI  Wait		

COMMAND TIMING

CODE		INSTRUCTION		FUNCTION	Effective Address
				Addressing	
SEQUENCE / CYCLE(S):					
EXECUTION TIME : ind = 1, q = 1, i = 0 2nd Pass					
TIME	PAGE / TERM	COMMAND	CONDITION	REMARKS	
ADR	000	39	Z → X		
A	100	57	X → Addend	$(\overline{RNI})(\Delta = 0)$	
	100	23	Clr. ind	$X_{15} = 0 (\overline{RNI})$	
	250	41	Set Adder → Y		
	300	41	Adder → Y		
		49	+1 → Adder	INT	
		45	Set XR	INT	
		49	Y → Adder	$(INT)(ind)(q)(\overline{RNI} + \Delta \neq 0)$	
		51	Q → Adder	$(INT)(ind)(q)(\overline{RNI} + \Delta \neq 0)$	
	350	23	Clr. F	INT	
B	050	101	Req. Storage	$IM. OP. (\overline{RNI})(read\ index)$	
		39	Set Adder → X	$(ind)(q)(\overline{RNI} + \Delta \neq 0 + INT)$	
		41	Set Adder → Y	$INT (ind)(q)(\overline{RNI} + \Delta \neq 0)$	
		41	Set state → Y	INT	
	100	23	Clr. q	$(\overline{INT})(\overline{ind})(q)(\overline{RNI} + \Delta \neq 0)$	
	100	41	Adder → Y		
		41	state → Y		
		39	Adder → X		
Completion of timing shown on page 95.					

COMMAND TIMING

CODE		INSTRUCTION	FUNCTION	Effective Address
			Addressing	
SEQUENCE / CYCLE(S): ind=1, q=0, i=1				
EXECUTION TIME : 2nd Pass				
TIME	PAGE / TERM	COMMAND	CONDITION	REMARKS
ADR				
000	39	Z → X		
A 100	51	X → Addend	$\overline{(\Delta=0)(RNI)}$	
100	23	Clr. ind	$X_{15} = 0(\overline{RNI})(\overline{r})$	
250	41	Set Adder → Y		
300	41	Adder → Y		
	49	+1 → Adder	INT	
	45	Set XR	INT	
	13	Set read index	$\overline{ind(i)(RNI+\Delta \neq 0)(INT)}$	
350	23	Clr. F	INT	
B 050	101	Req. Storage	$\overline{IM. OP. (RNI)(read index)}$	
	41	Set state → Y	INT	
	39	Set Adder → X	$\overline{ind(q)(RNI+\Delta \neq 0)+INT}$	
100	41	state → Y		
	39	Adder → X		
300	23	Clr. i	read index	
		Wait		

**COMMAND TIMING**

CODE		INSTRUCTION	FUNCTION	Effective Address
			Addressing	
SEQUENCE / CYCLE(S):				
		i=1 (read index is set)		
EXECUTION TIME :				
				Last Pass
TIME	PAGE / TERM	COMMAND	CONDITION	REMARKS
ADR 000	39	Z → X		
A 100	51	X → Addend	$(\Delta=0)(\overline{RNI})$	
	49	Y → Adder	$(r)(\overline{RNI}+\Delta\neq 0)+\text{read index}$	
250	39	Set Adder → X	$(r)(\overline{RNI}+\Delta\neq 0)+\text{read index}$	
250	41	Set Adder → Y		
300	39	Adder → X		
	41	Adder → Y		
	13	Clr. read index		
B 050	101	Req. Storage	$\overline{IM. OP. (RNI)(read index)}$	
		Completion of timing shown on page 95.		

CODE 0100=4	INSTRUCTION	FUNCTION Addressing	Effective Address (Δ)
----------------	-------------	------------------------	--------------------------

SEQUENCE / CYCLE(S):

$\bar{r}$ , ind,  $\bar{q}$ ,  $\bar{i}$ , Δ≠0

EXECUTION TIME :

First Pass

TIME	PAGE / TERM	COMMAND	CONDITION	REMARKS
RNI				
000	39	Z → X		
025	23	X → F		
A 050	13	Clr. Δ=0	Δ≠0	
	9	Set ADR	F≠0 (Sweep + Enter)(Protect Fault)	
	39	Clr. X upper		
ADR				
A 100	51	X → Addend	(Δ=0)(RNI)	
	250	Set Adder → Y		
	300	Adder → Y		
B 050	101	Req. Storage	IM. OP. (RNI)(read index)	
	150	Clr. RNI		
		Wait		



**COMMAND TIMING**

CODE		INSTRUCTION	FUNCTION	Effective Address
			Addressing	
SEQUENCE / CYCLE(S): ind=1, q=0, i=0				
EXECUTION TIME : 2nd Pass				
TIME	PAGE / TERM	COMMAND	CONDITION	REMARKS
ADR				
000	39	Z → X		
A 100	51	X → Addend	$(\Delta=0)(\overline{RNI})$	
	23	Clr. ind	$X_{15}=0(\overline{RNI})(r)$	
250	41	Set Adder → Y		
300	41	Adder → Y		
	49	+1 → Adder	INT	
	45	Set XR	INT	
350	23	Clr. F	INT	
B 050	101	Req. Storage	$\overline{IM. OP. (RNI)(read index)}$	
	39	Set Adder → X	$(ind)(q)(\overline{RNI}+\Delta \neq 0)+INT$	
	41	Set state → Y	INT	
100	39	Adder → X		
	41	state → Y		
		Completion of timing shown on page 95.		

**COMMAND TIMING**

CODE		INSTRUCTION	FUNCTION	Effective Address
0011=3			Addressing	$\Delta+(Q)+(00FF)$
SEQUENCE / CYCLE(S): $\overline{r}, \overline{\text{ind}}, q, i, \Delta \neq 0$				
EXECUTION TIME: First Pass				
TIME	PAGE / TERM	COMMAND	CONDITION	REMARKS
RNI	000 39	Z → X		
	025 23	X → F		
A	050 13	Clr. Δ=0	Δ≠0	
	9	Set ADR	F≠0 (Sweep + Enter) (Protect Fault)	
	39	Clr. X upper		
ADR				
A	100 51	X → Addend	(Δ=0)(RNI)	
	250 41	Set Adder → Y		
	300 41	Adder → Y		
	49	Y → Adder	(INT)(ind)(q)(RNI+Δ≠0)	
	51	Q → Adder	(INT)(ind)(q)(RNI+Δ≠0)	
	13	Set read index	(ind)(i)(RNI+Δ≠0) INT	
B	050 101	Req. Storage	IM. OP. (read index)(RNI)	
	39	Set Adder → X	(ind)(q)(RNI+Δ≠0)+INT	
	41	Set Adder → Y	(INT)(ind)(q)(RNI+Δ≠0)	
	100 23	Clr. q	(INT)(ind)(q)(RNI+Δ≠0)	
	100 39	Adder → X		
	41	Adder → Y		
	150 9	Clr. RNI		
	300 23	Clr. i	read index	
		Wait		

COMMAND TIMING

CODE		INSTRUCTION	FUNCTION	Effective Address
			Addressing	
SEQUENCE / CYCLE(S):				
i = 1 (read index is set)				
EXECUTION TIME :				Last Pass
TIME	PAGE / TERM	COMMAND	CONDITION	REMARKS
ADR 000	39	Z → X		
A 100	51	X → Addend	$(\Delta=0)(\overline{RNI})$	
	49	Y → Adder	$(r)(\overline{RNI+\Delta}\neq 0)$	
250	39	Set Adder → X	$(r)(\overline{RNI+\Delta}\neq 0)$	
250	41	Set Adder → Y		
300	39	Adder → X		
	41	Adder → Y		
	13	Clr. read index		
B 050	101	Req. Storage	$\overline{IM. OP. (RNI)(read\ index)}$	
		Completion of timing shown on page 95.		

COMMAND TIMING

CODE		INSTRUCTION		FUNCTION	Effective Address
0010=2				Addressing	$\Delta+(Q)$
SEQUENCE / CYCLE(S): $\overline{r}, \overline{\text{ind}}, q, \overline{i}, \Delta \neq 0$					
EXECUTION TIME : First Pass					
TIME	PAGE / TERM	COMMAND	CONDITION	REMARKS	
RNI					
000	39	Z → X			
025	23	X → F			
A	050	13 Clr. Δ=0	Δ≠0		
	9	Set ADR	F≠0 (Sweep + Enter)	(Protect Fault)	
	39	Clr. X upper			
ADR					
A	100	51 X → Addend	(Δ=0)(RNI)		
	250	41 Set Adder → Y			
	300	41 Adder → Y			
	49	Y → Adder	(INT)(ind)(q)(RNI+Δ≠0)		
	51	Q → Adder	(INT)(ind)(q)(RNI+Δ≠0)		
B	050	101 Req. Storage	IM, OP. (RNI)(read index)		
	41	Set Adder → X	(ind)(q)(RNI+Δ≠0)+INT		
	41	Set Adder → Y	(INT)(ind)(q)(RNI+Δ≠0)		
	100	23 Clr. q	(INT)(ind)(q)(RNI+Δ≠0)		
	100	39 Adder → X			
	41	Adder → Y			
Completion of timing shown on page 95.					

**COMMAND TIMING**

CODE		INSTRUCTION		FUNCTION Effective Address	
0001=1				Addressing $\Delta+(00FF)$	
SEQUENCE / CYCLE(S): $\overline{r}, \overline{ind}, \overline{q}, i, \Delta \neq 0$					
EXECUTION TIME: First Pass					
TIME	PAGE / TERM	COMMAND	CONDITION	REMARKS	
RNI					
000	39	Z → X			
025	23	X → F			
A	050	13 9 39	Clr. $\Delta=0$ Set ADR Clr. X upper	$\Delta \neq 0$ $F \neq 0$ (Sweep + Enter)(Protect Fault)	
ADR					
A	100	51	X → Addend	$\overline{r(\Delta \neq 0)}(\overline{RNI})$	
	250	41	Set Adder → Y		
	300	41 13	Adder → Y Set read index	$\overline{ind(i)}(\overline{RNI + \Delta \neq 0})(\overline{INT})$	
B	050	101	Req. Storage	$\overline{IM. OP. (RNI)}(\overline{read index})$	
	150	9	Clr. RNI		
	300	23	Clr. i	read index	

**COMMAND TIMING**

CODE	INSTRUCTION	FUNCTION Effective Address Addressing	
SEQUENCE / CYCLE(S): i=1 (read index is set)			
EXECUTION TIME : Last Pass			
TIME	PAGE / TERM	COMMAND	CONDITION REMARKS
ADR 000	39	Z → X	
A 100	51 49	X → Addend Y → Adder	$(\Delta=0)(\overline{RNI})$ $(r)(\overline{RNI}+\Delta\neq 0)+\text{read index}$
250	39	Set Adder → X	$(r)(\overline{RNI}+\Delta\neq 0)+\text{read index}$
250	41	Set Adder → Y	
300	39	Adder → X	
	41	Adder → Y	
	13	Clr. read index	
B 050	101	Req. Storage	$\text{IM. OP. } (\overline{RNI})(\text{read index})$
Completion of timing shown on page 95.			

**COMMAND TIMING**

CODE 0000=0		INSTRUCTION	FUNCTION	Effective Address $\Delta$
SEQUENCE / CYCLE(S): $\overline{r}, \overline{\text{ind}}, \overline{q}, \overline{i}, \Delta \neq 0$				
EXECUTION TIME: First Pass				
TIME	PAGE / TERM	COMMAND	CONDITION	REMARKS
RNI 000	39 23	Z $\rightarrow$ X X $\rightarrow$ F		
A 050	13 9 39	Clr. $\Delta=0$ Set ADR Clr. X upper	$\Delta \neq 0$ F $\neq 0$ (Sweep + Enter)(Protect Fault)	
ADR				
A 100	51	X $\rightarrow$ Addend	$(\Delta=0)(\overline{\text{RNI}})$	
	250	41 Set Adder $\rightarrow$ Y		
	300	41 Adder $\rightarrow$ Y		
B 050	101	Req. Storage	$\overline{\text{IM}}, \overline{\text{OP}}, (\overline{\text{RNI}})(\overline{\text{read index}})$	
		Completion of timing shown on page 95.		

COMMAND TIMING

CODE		INSTRUCTION		FUNCTION	
SLS - 00		Selective Stop		Stop Computer If Switch is Up.	
SEQUENCE / CYCLE(S):					
EXECUTION TIME :					
REG					
TIME	PAGE / TERM	COMMAND	CONDITION	REMARKS	
RNI	000	Z → X			
	025	X → F			
A	050	Set REG	F = 0		
		Clr X upper			
REG					
A	300	P → Adder	<u>Shift cycle</u>	} Update Address for next RNI	
		+1 → Adder	(Shift cycle) (Blk + 1)		
B	050	Req. Storage	<u>EXI+SPB+CPB+INT</u>		
		Set Adder → Y	<u>EXI+SPB+CPB</u>		
		Set Adder → P	(SLS)(Switch Set)	(Blk. + 1)	
		Set Stop 1			
	100	Adder → Y			
		Adder → P			
	150	Set RNI	<u>EXI+SPB+CPB+INT</u>		
	325	Set Stop 2	Stop 1	Prevents starting Timing Chain, thereby stopping computer and giving console display. Note RNI cycle places following instruction in X before computer stops.	
	300	Clr. REG		When RUN or Step switch is pressed on console (without MC) Go 2 FF sets, causing timing and operations to continue where left off. If MC was done, RNI will be first operation.	
		Wait			



COMMAND TIMING

CODE		INSTRUCTION		FUNCTION	
Skips - 01		Skip		Skip next instruction on condition.	
SEQUENCE / CYCLE(S):					
REG					
EXECUTION TIME :					
TIME	PAGE / TERM	COMMAND	CONDITION	REMARKS	
RNI	000	39	Z → X		
	025	23	X → F		
A	050	9	Set REG	F = 0	
		39	Clr X Upper		
REG					
A	100	49	X → Augend (lower 4 bits)	Skip+INQ+INP+OUT+ENQ	
		51	P → Adder	Skip+INP+OUT	
	150	43	Set Skip FF	Skip condition met	
	250	37	Set Adder → P	(INP+OUT)(reject)+Skip F. F.	
	300	37	Adder → P		
		51	P → Adder	$\overline{\text{Shift cycle}}$	} Update Address for next RNI
		49	+1 → Adder	$(\text{Shift cycle})(\text{Blk} + 1)$	
B	050	101	Req. Storage		
		37	Set Adder → P	$\overline{\text{SPB+CPB+EXI}}$	
		41	Set Adder → Y	$\overline{\text{SPB+CPB+EXI+INT}}$	
	100	37	Adder → P		
		41	Adder → Y		
	150	9	Set RNI	$\overline{\text{SPB+CPB+EXI+INT}}$	
	300	9	Clr. REG		
<p>Note:</p> <p>Set Adder → P indicates setting A control FF.</p> <p>Adder → P indicates actual transfer.</p>					

COMMAND TIMING

CODE		INSTRUCTION		FUNCTION	
INP-02 OUT-03		Input to A Output from A		Input, Output A	
SEQUENCE / CYCLE(S):					
EXECUTION TIME : REG					
TIME	PAGE / TERM	COMMAND	CONDITION	REMARKS	
RNI	000 025	Z → X X → F			
A	050	Set REG Clr. X upper Extend sign	F = 0  (REG)(Skip)(EXI)+(r)(ADR)		
REG					
A	100	X → Augend P → Adder	Skip+INQ+INP+OUT+ENQ Skip+INP+OUT		
	200	Wait for reply or reject Set Blk + 1	Internal Reject		
	250	Set Adder → P Set I/O → A	(INP+OUT)reject+Skip FF (INP)(reject)	REJECT sends P+ Δ → P	
	300	Adder → P I/O → A P → Adder +1 → Adder	<u>Shift cycle</u> (Shift cycle) (Blk + 1)		
B	050	Req. Storage Set Adder → Y Set Adder → P	SPB+CPB+EXI+INT SPB+CPB+EXI	} Update Address for next RNI	
	100	Adder → Y Adder → P			
	150	Set RNI	<u>SPB+CPB+EXI+INT</u>		
	300	Clr. REG  Wait			

COMMAND TIMING

CODE		INSTRUCTION		FUNCTION	
EIN-04 IIN-05		Inhibit or Enable Interrupt		Inhibit or Enable Interrupt	
SEQUENCE / CYCLE(S):					
EXECUTION TIME :		REG			
TIME	PAGE / TERM	COMMAND	CONDITION	REMARKS	
RNI					
000	39	Z → X			
025	23	X → F			
A 050	9	Set REG	F = 0		
	39	Clr X Upper			
REG					
A 200	69	Clr. Enable INT	IIN		
A 300	51	P → Adder	$\overline{\text{Shift cycle}}$	}	Update Address for next RNI
	49	+1 → Adder	$\overline{\text{Shift cycle (Blk + I)}}$		
B 050	101	Req. Storage		}	
	37	Set Adder → P	$\overline{\text{EXI+SPB+CPB+INT}}$		
	41	Set Adder → Y	$\overline{\text{EXI+SPB+CPB}}$		
100	41	Adder → Y			
	37	Adder → P			
150	9	Set RNI	$\overline{\text{SPB+CPB+EXI+INT}}$		
250	69	Set Enable INT	EIN+EXI		
300	9	Clr. REG			

COMMAND TIMING

CODE SPB-06 CPB-07	INSTRUCTION Set or Clear Program Protect	FUNCTION Modify Bit 17 of word in Address (Q)
--------------------------	--	--

SEQUENCE / CYCLE(S):

REG

EXECUTION TIME :

Page 1 of 2

TIME	PAGE / TERM	COMMAND	CONDITION	REMARKS
RNI 000	39	Z → X		
025	23	X → F		
A 050	9	Set REG	F = 0	
	39	Clr X Upper		
REG				
A 100	51	Q → Adder	INQ+CPB+SPB+IR(X04)	
250	41	Set Adder → Y	Shift+EXI+SPB+CPB	
300	41	Adder → Y		
	51	P → Adder	Shift cycle	
	49	+1 → Adder	Shift cycle (Blk+ 1)	
B 050	101	Req. Storage		
	101	Set Write Prot. FF	(SPB+CPB)(IM. OP+RNI+read index)(INT)	
150	9	Set ROP	(SPB+CPB+EXI)(INT)	
	9	Clr. RNI		
300	9	Clr. REG		
		Wait		

80  
Rev. A

**COMMAND TIMING**

CODE		INSTRUCTION		FUNCTION	
SPB-06 CPB-07		Set or Clear Program Protect			
<b>SEQUENCE / CYCLE(S):</b>					
EXECUTION TIME :					
			ROP	Page 2 of 2	
TIME	PAGE / TERM	COMMAND	CONDITION	REMARKS	
ROP	000	39	Z → X		
A	100	51	X → Addend	} Not used	
	300	51 44	P → Adder +1 → Adder		
B	050	101 37 41	Req. Storage Set Adder → P Set Adder → Y	$\overline{EXI+MUI+DVI}$ $(\overline{EXI+MUI+DVI})$	} Update Addresses for next RNI
	100	37 41	Adder → P Adder → Y	$(Blk + 1)$	
	150	9	Set RNI	$\overline{RAO}$	
	300	9	Clr. ROP	RNI+STO	
			Wait		

COMMAND TIMING

CODE		INSTRUCTION		FUNCTION	
IR-08		Inter-Register		Transfer and Modify data between registers.	
SEQUENCE / CYCLE(S):					
EXECUTION TIME : REG					
TIME	PAGE / TERM	COMMAND	CONDITION	REMARKS	
RNI					
000	39	Z → X			
025	23	X → F			
A 050	9	Set REG	F = 0		
	39	Clr X Upper			
REG					
A 100	45	Set L. P.	IR (X07)		
	45	Set XR	IR (X06)		
	49	A → Adder	INA+IR(X05)		
	51	Q → Adder	INQ+SPB+CPB+IR(X04)		
	51	Mask → Adder	IR(X03)		
A 250	31	Set Adder → A	ENA+INA+IR(X02)		
	33	Set Adder → Q	ENQ+IR(X01)+INQ		
	71	Set Adder → Mask	IR(X00)		
275	57	Set Overflow	overflow		
300	31	Adder → A			
	33	Adder → Q			
	71	Adder → Mask			
	45	Clr. L. P.	IR		
	45	Clr. XR			
	51	P → Adder	<u>Shift cycle</u>		
	49	+1 → Adder	<u>Shift cycle (Blk+ 1)</u>		
B 050	101	Req. Storage			
	41	Set Adder → Y	<u>SPB+CPB+EXI+INT</u>		} Update Address for next RNI
	37	Set Adder → P	<u>SPB+CPB+EXI</u>		
100	41	Adder → Y			
	37	Adder → P			
150	9	Set RNI	<u>SPB+CPB+EXI+INT</u>		
300	9	Clr. REG			

**COMMAND TIMING**

CODE		INSTRUCTION		FUNCTION	
INA-09		Increase A		A + Δ W / E → A	
SEQUENCE / CYCLE(S): REG					
EXECUTION TIME :					
TIME	PAGE / TERM	COMMAND	CONDITION	REMARKS	
RNI	000	39	Z → X		
	025	23	X → F		
A	050	9	Set REG	F = 0	
		39	Clr. X upper Extend sign	(REG)(Skip)+(EXI)+(RNI)(ADR)	
REG					
A	100	51	X → Addend	Shift=ENA+INA+EXI	
		49	A → Adder	INA+IR(X05)	A + Δ → Adder
	250	31	Set Adder → A	INA+ENA+IR(X02)	A + Δ → A
	300	31	Adder → A		
		51	P → Adder	Shift cycle	} Update Address for next RNI
		49	+1 → Adder	Shift cycle (Blk + 1)	
B	050	101	Req. Storage		
		41	Set Adder → Y	SPB+CPB+EXI+INT	
		37	Set Adder → P	SPB+CPB+EXI	
	100	41	Adder → Y		
		37	Adder → P		
	150	9	Set RNI	SPB+CPB+EXI+INT	
	300	9	Clr. REG		
			Wait		

COMMAND TIMING

CODE		INSTRUCTION		FUNCTION	
ENA-0A		Enter A		Δ to A	
SEQUENCE / CYCLE(S):					
EXECUTION TIME: REG					
TIME	PAGE / TERM	COMMAND	CONDITION	REMARKS	
RNI	000	39	Z → X		
	025	23	X → F		
A	050	9	Set REG	F = 0	
		39	Clr. X upper Extend sign	(REG)(Skip)(EXI)+(RNI)(ADR)	
REG					
A	100	51	X → Addend	Shift+ENA+INA+EXI	+Δ → Adder
A	250	31	Set Adder → A	ENA+INA+IR(X02)	+Δ → A
	300	31	Adder → A		
		51	P → Adder	(Shift cycle)	
		49	+1 → Adder	(Shift cycle) (BLK + 1)	
B	050	101	Req. Storage		
		41	Set Adder → Y	$\overline{SPB+CPB+EXI+INT}$	} Update Address for next RNI
		37	Set Adder → P	$\overline{SPB+CPB+EXI}$	
	100	41	Adder → Y		
		37	Adder → P		
	150	9	Set RNI	$\overline{SPB+CPB+EXI+INT}$	
	300	9	Clr. REG		
			Wait		



COMMAND TIMING

CODE		INSTRUCTION		FUNCTION	
NOP-0B		NOP Inst.		Does nothing.	
SEQUENCE / CYCLE(S): REG					
EXECUTION TIME :					
TIME	PAGE / TERM	COMMAND	CONDITION	REMARKS	
RNI					
000	39	Z → X			
025	23	X → F			
050	9	Set REG	F = 0		
	39	Clr. X upper			
REG					
A	100				
A	300	P → Adder +1 → Adder	<u>Shift cycle</u> <u>Shift cycle (Blk + 1)</u>	}	Update Address for next RNI
B	050	Req. Storage Set Adder → P Set Adder → Y	<u>SPB+CPB+EXI</u> <u>SPB+CPB+EXI+INT</u>		
	100	Adder → P Adder → Y			
	150	Set RNI	<u>SPB+CPB+EXI+INT</u>		
	300	Clr. REG  Wait for reply			

COMMAND TIMING

CODE		INSTRUCTION		FUNCTION	
ENQ-0C		Enter Q		Δ to Q	
SEQUENCE / CYCLE(S): REG					
EXECUTION TIME :					
TIME	PAGE / TERM	COMMAND	CONDITION	REMARKS	
RNI					
000	39	Z → X			
025	23	X → F			
050	39	Clr. X upper	F = 0		
	9	Set REG			
	39	Extend sign	(REG)(Skip)(EXI)+(RNI)(ADR)		
REG					
A	100	49	X → Augend	Skip+INQ+INP+OUT+ENQ	Δ → Adder
	250	33	Set Adder → Q	INQ+IR(X01)+ENQ	Δ → Q
	300	33	Adder → Q		
		51	P → Adder	Shift cycle	
		49	+1 → Adder	Shift cycle(Blk + 1)	
B	050	101	Req. Storage		
		37	Set Adder → P	<u>SPB+CPB+EXI</u>	} Update Address for next RNI
		41	Set Adder → Y	<u>SPB+CPB+EXI+INT</u>	
	100	37	Adder → P		
		41	Adder → Y		
	150	9	Set RNI	<u>SPB+CPB+EXI+INT</u>	
	300	9	Clr. REG		
			Wait		

COMMAND TIMING

CODE		INSTRUCTION		FUNCTION	
INQ-0D		Increase Q		$\Delta + Q \text{ to } Q$	
SEQUENCE / CYCLE(S): REG					
EXECUTION TIME :					
TIME	PAGE / TERM	COMMAND	CONDITION	REMARKS	
RNI	000	39	Z $\rightarrow$ X		
	025	23	X $\rightarrow$ F		
A	050	9	Set REG	F = 0	
		39	Clr. X upper		
			Extend sign	$(\overline{\text{REG}})(\overline{\text{Skip}})(\overline{\text{EXI}}+(\text{RNI})(\text{ADR}))$	
REG					
A	100	49	Set X $\rightarrow$ Augend	Skip+INQ+INP+OUT+ENQ	
		51	Q $\rightarrow$ Adder	INQ+CPB+SPB+IR(X04)	$\Delta + Q \rightarrow \text{Adder}$
			X $\rightarrow$ Augend		
	250	33	Set Adder $\rightarrow$ Q	INQ+IR(X01)+ENQ	$\Delta + Q \rightarrow Q$
	300	33	Adder $\rightarrow$ Q		
		51	P $\rightarrow$ Adder	(Shift cycle)	} Update Address for next RNI
		49	+1 $\rightarrow$ Adder	(Shift cycle)(Blk+1)	
B	050	101	Req. Storage		
		41	Set Adder $\rightarrow$ Y	$\overline{\text{SPB}}+\overline{\text{CPB}}+\overline{\text{EXI}}+\overline{\text{INT}}$	} Update Address for next RNI
		37	Set Adder $\rightarrow$ P	$\overline{\text{SPB}}+\overline{\text{CPB}}+\overline{\text{EXI}}$	
	100	41	Adder $\rightarrow$ Y		
		37	Adder $\rightarrow$ P		
	150	9	Set RNI	$\overline{\text{SPB}}+\overline{\text{CPB}}+\overline{\text{EXI}}+\overline{\text{INT}}$	
	300	9	Clr. REG		
			Wait		

COMMAND TIMING

CODE		INSTRUCTION		FUNCTION	
EXI-0E		Exit Interrupt		Transfer control to $(100_{16} + \Delta)$ , Enables INT, Clr./sets overflow	
SEQUENCE / CYCLE(S):					
EXECUTION TIME :					
REG				Page 1 of 2	
TIME	PAGE / TERM	COMMAND	CONDITION	REMARKS	
RNI	000	39	Z → X		
	025	23	X → F		
A	50	9	Set REG	F = 0	
		39	Clr X Upper		
REG					
A	100	51	X → Addend	Shift+ENA+INA+EXI	
	250	41	Set Adder → Y	Shift+SPB+CPB+EXI	100 + Δ → Y
	300	41	Adder → Y		Delta defines the interrupt state from which the exit is taken.
		51	P → Adder	<u>Shift cycle</u>	
		49	+1 → Adder	<u>Shift cycle (Blk+1)</u>	
B	050	101	Req. Storage		
	150	9	Set ROP	(SPB+CPB+EXI) (INT)	
	250	69	Set Enable INT 1	EIN+EXI	
	300	9	Clr. REG		
			Wait		

88  
Rev. A

COMMAND TIMING

CODE EXI-0E	INSTRUCTION Exit Interrupt	FUNCTION		
SEQUENCE / CYCLE(S): ROP				
EXECUTION TIME :				Page 2 of 2
TIME	PAGE / TERM	COMMAND	CONDITION	REMARKS
ROP 000	39	Z → X		
A 100	51	X → Addend		
	275	Set overflow	X <sub>15</sub> =1	
	300	X → Augend	MUI(MB=1)+EXI	
B 050	101 37 41	Req. Storage Set Adder → P Set Adder → Y	$\overline{RAO}$ $\overline{RAO}$	
	100 37 41	Adder → P Adder → Y		
150	9	Set RNI	$\overline{RAO}$	
300	69	Enable INT 2		
300	9	Clr. ROP  Wait	RNI+STO	

COMMAND TIMING

CODE OF		INSTRUCTION Shifts	FUNCTION	
SEQUENCE / CYCLE(S):				
EXECUTION TIME :		REG A	Page 1 of 5	
TIME	PAGE / TERM	COMMAND	CONDITION	REMARKS
RNI				
000	39	Z → X'		
025	23	X → F		
A 050	9	Set REG	F = 0	
	39	Clr. X upper	(Sweep)(ENTER)	
	39	Extend sign	(REG)(Skip)(EXI)+(RNI)(ADR)(r)	
REG				
A 100	51	X → Addend	Shift+ENA+INA+EXI	
250	73	Set Shift cycle	Lower 5 bits of X ≠ 0	
250	41	Set Adder → Y	Shift+EXI+SPB+CPB	
300	41	Adder → Y		Y contains lower 8 bits.
	51	Q → Adder	(Shift cycle)(Q)	
	49	A → Adder	(Shift cycle)(Q)(A)	
	45	Set L.P.	Shift cycle(A+Q)	Disables Adder while shifting.
	51	P → Adder	Shift cycle	} Not used unless X <sub>00-04</sub> = 0.
	49	+1 → Adder	Shift cycle (Blk+1)	
325	47	Set Shift Left	(Shift cycle)(Left)	
	47	Set Shift Right	(Shift cycle)(Right)	
350	41	Set decr. Y	(Y <sub>00-04</sub> ≠ 0)(Shift)	
	11	Set Early B cycle	(ROP)(MUI+DVI)+Shift cycle	X <sub>00-04</sub> = 0
	11	Set Early C cycle	(ROP)(MUI+DVI)+Shift cycle	X <sub>00-04</sub> ≠ 0
000	11	Set B cycle	Early B set	
	11	Set C cycle	Early C set	
000	41	Decrementer → Y	Decrease Y FF set	Only the lower 5 bits of Y are decremented.

COMMAND TIMING

CODE		INSTRUCTION		FUNCTION	
		A Shifts			
SEQUENCE / CYCLE(S):					
EXECUTION TIME :					
REG C				Page 2 of 5	
TIME	PAGE / TERM	COMMAND	CONDITION	REMARKS	
REG				Y is decremented twice before first shift. Thus Y = 0 when last shift is done.	
C 050	31	Set Adder → A	(A → Adder)(Shift)		
	73	Clr. Shift cycle	$Y_{00-04} = 0 (QA)$		
	41	Set decr. Y	$Y_{00-04} \neq 0 (QA)$		
100	31	Adder → A		(A) = original quantity	
	43	decr. Y		shifted once.	
	49	A → Adder	Shift cycle (A)		
*250	31	Set Adder → A	(A → Adder)(Shift)		
	41	Set decr. Y	$Y_{00-04} \neq 0$		
	73	Clr. Shift cycle	$Y_{00-04} = 0$		
300	31	Adder → A		(A) = original quantity	
	49	A → Adder	Shift cycle ( $\bar{Q}$ ) (A)	shifted twice.	
	7	Set H00	Shift cycle=SC 2	Stay in C cycle until	
	7	Set H06	Shift cycle=SC 2	$Y_{00-04} = 0$	
	51	P → Adder	Shift cycle	} Start updating Address	
	49	+1 → Adder	Shift cycle	for next RNI	
	45	Clr. L.P.	Shift cycle		
	43	Decr. Y			
325	47	Clr. Shift Right	H06		
	47	Clr. Shift Left	H06		
000	11	Set B cycle		Allows storage to be cycled for RNI - go to page 97.	
				*During Short Cycle 1, 250 occurs 100 ns early.	

COMMAND TIMING

CODE		INSTRUCTION	FUNCTION	
		Q Shifts		
SEQUENCE / CYCLE(S):				
EXECUTION TIME :				
		REG C	Page 3 of 5	
TIME	PAGE / TERM	COMMAND	CONDITION	REMARKS
00	41	Decrementer → Y	Y	
REG				
C 050	33 73 41	Set Adder → Q Clr. Shift cycle Set decr. Y	(Q → Adder)(Shift) Y <sub>00-04</sub> = 0 (QA) Y <sub>00-04</sub> ≠ 0 (QA)	
100	33 43 51	Adder → Q decr. Y Q → Adder	(Div Step)+(EAB) (Shift cycle)(A)	
*250	33 41 73	Set Adder → Q Set decr. Y Clr. Shift cycle	(Q → Adder)(Shift) Y <sub>00-04</sub> ≠ 0 Y <sub>00-04</sub> = 0	
300	33 51 7 7 51 49 45	Adder → Q Q → Adder Set H00 H06 P → Adder +1 → Adder Clr. L.P.	Shift cycle (Q) Shift cycle=SC / 2 Shift cycle=SC / 2 Shift cycle Shift cycle Shift cycle	
325	47 47	Clr. Shift Right Clr. Shift Left	H06 H06	
000	11	Set B cycle		

\* During Short Cycle 1, 250 occurs 100 ns early.



COMMAND TIMING

CODE		INSTRUCTION	FUNCTION	
		QA Shifts		
SEQUENCE / CYCLE(S):				
EXECUTION TIME :				
Page 4 of 5				
TIME	PAGE / TERM	COMMAND	CONDITION	REMARKS
REG	41	Decrementer →	Y	
C 050	33	Set Adder → Q	(Q → Adder )(Shift)	Q is always shifted first, then A
100	33	Adder → Q		
	57	Set Bit Bucket	(divide step) [(B00)(LS)+(B15)(LS)]	
	49	A → Adder	Shift cycle (A)	
	51	Clr. Q → Adder		
125	57	Set Long Shift	(ROP)(MUI+DVI)+QA Shift	
*250	31	Set Adder → A	(A → Adder)(Shift)	
	41	Set decr. Y	Y <sub>00-04</sub> ≠ 0	
	73	Clr. Shift cycle	Y <sub>00-04</sub> = 0	
300	31	Adder → A		
	51	Q → Adder	Shift cycle (Q)	
	7	Set H00	<u>Shift cycle</u>	
	7	Set H06	<u>Shift cycle</u>	
	51	P → Adder	<u>Shift cycle</u>	
	49	+1 → Adder	<u>Shift cycle</u>	
	45	Clr. L.P.	Shift cycle	
(325)	57	Clr. Long Shift		
325	47	Clr. Shift Right		
	47	Clr. Shift Left		
000	11	Set B cycle		
				* During Short Cycle 1, 250 occurs 100 ns early.

**COMMAND TIMING**

<b>CODE</b>	<b>INSTRUCTION</b> Shifts	<b>FUNCTION</b>
-------------	------------------------------	-----------------

**SEQUENCE / CYCLE(S):**

REG

Page 5 of 5

**EXECUTION TIME :**

TIME	PAGE / TERM	COMMAND	CONDITION	REMARKS
------	-------------	---------	-----------	---------

REG

B 050

101  
41  
37

Req. Storage  
Set Adder → Y  
Set Adder → P

~~SPB+CPB+EXI+INT~~  
~~SPB+CPB+EXI~~

} Update Address for  
next RNI

100

41  
37

Adder → Y  
Adder → P

150

9

Set RNI

~~SPB+CPB+EXI+INT~~

300

9

Clr. REG  
  
Wait for storage  
resume

COMMAND TIMING

CODE	INSTRUCTION Any Addressing Inst.	FUNCTION		
SEQUENCE / CYCLE(S):				
EXECUTION TIME : Last of Addressing Sequence				
TIME	PAGE / TERM	COMMAND	CONDITION	REMARKS
ADR 050	101	Req. Storage		
B 100	49 49 51 51 49 49 45	Y → Adder A → Adder Q → Adder P → Adder X → Augend +1 → Adder Set XR	Jump STA+SPA+MUI+DVI STQ INT+RTJ (INT)(Δ=0) RTJ EOR+(ADR)(SRI)+ROP(SRI)(MUI+DVI)	
150	9 9  9	Clear/Set RNI Set ROP  Set STO	(End ADR)(JMP) (End ADR)(STA+ STQ+JMP+RTJ+ SPA) INT+(End ADR) (STA+STQ+SPA +RTJ)	End ADR = $\overline{(i)}(\overline{ind})(\overline{\text{read index}})(\overline{INT})$ (IM, OP. )(Disable Clr. r.) +IM, OP. (r)(read index)
200				Start of next sequence
300	9	Clr. ADR	RNI+ROP+STO	
350	7	Restart timing Chain	ROP(IM, OP.)	

**COMMAND TIMING**

CODE		INSTRUCTION		FUNCTION	
JMP-1		Jump		Transfers control to (E.A.)	
SEQUENCE / CYCLE(S):					
ADR/RNI					
EXECUTION TIME :					
TIME	PAGE / TERM	COMMAND	CONDITION	REMARKS	
ADR					
B 050	101	Req. Storage			
B 100	49	Y → Adder	Jump		Y contains effective Address upon completion of Addressing
150	9	Set RNI	(End ADR)(JMP)		
RNI					
B 250	37	Set Adder → P	(JMP)(RNI)		effective Address in P
B 300	37 9	Adder → P Clr. ADR	RNI+ROP+STO		
		Wait			

COMMAND TIMING

CODE		INSTRUCTION		FUNCTION	
MUI-2		Multiply		(E.A.) times A → QA	
SEQUENCE / CYCLE(S):					
EXECUTION TIME :				Page 1 of 4	
ROP					
TIME	PAGE / TERM	COMMAND	CONDITION	REMARKS	
ADR					
B 050	73	Set SRII	MUI(A neg) +DVI(Q neg)		
	101	Req. Storage			
B 100	49	A → Adder	MUI+DVI+SPA+STA	Comp. (A) if neg.	
	45	Set XR	(MUI+DVI)SRII		
B 150	9	Set ROP	(End ADR)(STA+STQ+SPA+RTJ+JMP)		
ROP					
B 250	31	Set Adder → A	(MUI+DVI)(ROP)		
300	31	Adder → A			
	9	Clr. ADR	RNI+ROP+STO		
		Wait			

COMMAND TIMING

CODE		INSTRUCTION		FUNCTION	
MUI-2		Multiply			
SEQUENCE / CYCLE(S):					
EXECUTION TIME :				Page 2 of 4	
TIME	PAGE / TERM	COMMAND	CONDITION	REMARKS	
ROP	000	39	Z → X		
A	050	41	Set 10 <sub>16</sub> → Y	MUI+DVI	Shift count → Y
	100	41	10 <sub>16</sub> → Y	(A cycle)(ROP) (MUI)(M neg)+DVI (M pos)+SUB M Pos M Neg MUI(A00=1) RAO+SUB+MUI+DVI MUI(Y <sub>00-04</sub> ≠ 0)	Complement (E. A.) if negative. Initial signs of multiplier (A) and multiplicand (M) used in determining final sign.
		51	X → Addend		
		45	Set XR		
		73	SR2 → SRI		
		73	SR2 → SRI		
A	150	73	Set MB		Inspect bit 00 1st time only
	250	39	Set Adder → X Set decr. Y	RAO+SUB+MUI+DVI	
		33	Clr. Q	(MUI)	
A	300	39	Adder → X		(Y) = 10 <sub>16</sub> (Q) = 0-0 (X) = multiplicand
		41	decr. Y		
		51	Q → Adder	MUI+DVI	
		49	X → Augend	((MUI)MB = 1)+EXI	
		45	Clr. XR		
A	325	47	Set Shift Right	MUI	
A	350	11	Set Early C cycle	(ROP)(MUI+DVI)+Shift cycle	
C	000	11	Set C cycle	Early C set	

COMMAND TIMING

CODE		INSTRUCTION		FUNCTION	
MUI-2		Multiply			
SEQUENCE / CYCLE(S):					
EXECUTION TIME :				Page 3 of 4	
TIME	PAGE / TERM	COMMAND	CONDITION	REMARKS	
ROP					
C 050	33 73 73	Set Adder → Q Set Mult. step Clr. Mult. step	MUI+DVI MUI(Y <sub>00-04</sub> ≠ 0) (Y <sub>00-04</sub> = 0)		
100	33 49 45 51 51	Adder → Q A → Adder Set L. P.	MUI+divide step MUI+DVI Shift+Mult. step = SC1 Shift+Mult. step = SC1	Use Short cycle Use full cycle	
150	31	Set Adder → A	MUI+divide step		
200	31 51 49 45 45	Adder → A Q → Adder Clr. A → Adder Set XR Clr. L. P.	MUI+DVI MUI+DVI	Use XR if ans. is to be neg. (MUI(SRI)+DVI(Y <sub>00-04</sub> = 0)(SRII))	
225	47	Clr Right Shift FF	(MUI)	Use LP if ans. is to be pos.	
*250	31 33 41 73	Set Adder → A Set Adder → Q Set decr. Y Set Mult. bit	Mult. step MUI(Mult. step) + DVI Y <sub>00-04</sub> ≠ 0 A01 = 1	final pass only Inspect bit 01 before (A) shifted	
ROP					
C 300	31 33 41 49 45 51 51 49 73 73	Adder → A Adder → Q decr. Y X → Augend Clr. L. P. Q → Adder P → Adder +1 → Adder	Adder → A set Adder → Q set Decrease Y FF set divide step+(Mult. step)(MB = 1) Shift cycle divide step+Mult. step (Shift cycle) +DVI(divide step) +MUI(Mult. step)	Start updating Address for RNI on last pass.	
			repeat C cycle		
350	11 11	Set Early B Clear Early C	Mult. step Mult. step		
B 000	11 11	Set B cycle Clear C cycle	Early B set Early C clear	*During Short Cycle 1, 250 occurs 100 ns early.	

COMMAND TIMING

CODE		INSTRUCTION		FUNCTION	
MUI-2		Multiply			
SEQUENCE / CYCLE(S):					
EXECUTION TIME :				ROP	
Page 4 of 4					
TIME	PAGE / TERM	COMMAND	CONDITION	REMARKS	
ROP					
B 050	101	Req. Storage			
	37	Set Adder → P	$\overline{RAO}$	}	Update Address for next RNI
	41	Set Adder → Y	$\overline{RAO}$		
100	37	Adder → P			
	41	Adder → Y			
	49	A → Adder	ADD+AND+EOR+MUI+DVI		
	45	Set XR	(MUI+DVI)SRI		Use XR if answer is to be neg.
150	9	Set RNI	$\overline{RAO}$		
250	31	Set Adder → A	MUI+DVI		
300	31	Adder → A			
	9	Clr. ROP	RNI+STO		
		Wait for reply			

100

Rev. A



**COMMAND TIMING**

CODE		INSTRUCTION		FUNCTION	
DVI-3		Divide		QA divided by (E.A.) to A remainder to Q	
SEQUENCE / CYCLE(S): ROP					
EXECUTION TIME : Page 1 of 4					
TIME	PAGE / TERM	COMMAND	CONDITION	REMARKS	
ADR					
B 050	101 73	Req. Storage Set SR2	MUI(A neg)+DVI(Q neg)	record initial sign of dividend	
B 100	49	A → Adder	MUI+DVI+SPA+STA	Comp. (A) if dividend is neg.	
	45	Set XR	(MUI+DVI)SR2		
150	9	Set ROP	(End ADR)( <del>STA+STQ+SPA+RTJ+JMP</del> )		
ROP					
B 250	31	Set Adder → A	MUI+DVI		
300	31 9	Adder → A Clr. ADR	RNI+ROP+STO		
		Wait for reply			

COMMAND TIMING

CODE		INSTRUCTION		FUNCTION	
DVI-3		Divide			
SEQUENCE / CYCLE(S):					
EXECUTION TIME :				Page 2 of 4	
TIME	PAGE / TERM	COMMAND	CONDITION	REMARKS	
ROP	000	39	Z → X		Storage resume
A	050	41	Set 10 <sub>16</sub> → Y	MUI+DVI	DVI shift count → Y
	100	41	10 <sub>16</sub> → Y		
		51	X → Addend		} Complement divisor (X) if positive.
		45	Set XR	(MUI)(M neg)+DVI(M pos)+SUB	
		73	SR2 → SR1	M pos	
		73	SR2 → SR1	M neg	
A	250	39	Set Adder → X	RAO+SUB+MUI+DVI	
	300	39	Adder → X		
		51	Q → Adder	MUI+DVI	Complement (Q) if dividend neg.
		45	Set XR	DVI(SRII)	
	350	11	Set Early C FF	} (ROP)(MUI+DVI)+Shift cycle	
		11	Clear Early A FF		
C	000	11	Set C cycle FF	Early C set	
		11	Clr. A cycle FF	Early A clr.	

COMMAND TIMING

CODE		INSTRUCTION		FUNCTION	
DVI-3		Divide			
SEQUENCE / CYCLE(S):					
Page 3 of 4					
EXECUTION TIME :					
TIME	PAGE / TERM	COMMAND	CONDITION	REMARKS	
ROP C	050	33 Set Adder → Q	MUI+DVI	Complement (Q) if dividend neg.	
	100	33 Adder → Q	No EAB+divide step		
		57 Set bit bucket	No EAB(divide step)+DIV. step)(LS)(Bit 00)	Not used 1st time	
		49 A → Adder	MUI+divide step		
		45 Set L.P.	MUI+DVI		
	125	47 Set Shift Left	DVI		
		57 Set Long Shift	MUI+DVI+Shift QA	enables bit bucket → Bit 00 of A	
ROP C	050	31 Set Adder → A	MUI+divide step	Not used 1st time	
	200	73 Set divide step	DVI(Y <sub>00-04</sub> ≠ 0)		
		73 Clr. divide step	DVI(Y <sub>00-04</sub> = 0)		
	200	31 Adder → A	(Adder → A FF set)		
		51 Q → Adder	MUI+DVI		
		49 Clr. A → Adder	MUI+DVI		
		45 Set XR	MUI(SR1)+DVI(Y <sub>00-04</sub> = 0)(SR2)		
		45 Clr. L.P.			
	225	47 Clr. Shift Left	DVI(Y <sub>00-04</sub> = 0)	disconnects bit bucket from Bit 00, enables A <sub>15</sub> → Bit 00.	
		57 Clr. Long Shift			
	250	33 Set Adder → Q	MUI(Mult. step)+DVI		
		41 Set decr. Y	Y <sub>00-04</sub> ≠ 0		
	275	57 Set overflow	(DVI)(divide step)(A neg)		
	300	45 Clr. L.P.	Shift cycle		
	300	33 Adder → Q	divide step+Mult. step divide step+Mult. step (MB = 1) (Shift cycle) (divide step) (Mult. step)	start updating Address for next RNI	
		41 Decr. Y			
		51 Q → Adder			
		49 X → Augend			
		51 P → Adder			
		49 +1 → Adder			
	325	47 Clr. Shift Left	DVI		
		73	divide step	repeat C cycle	
		73	divide step		
	350	11 Set Early B			

COMMAND TIMING

CODE		INSTRUCTION		FUNCTION	
DVI-3		Divide			
SEQUENCE / CYCLE(S):					
EXECUTION TIME :					
Page 4 of 4					
TIME	PAGE / TERM	COMMAND	CONDITION	REMARKS	
B 050	101	Req. Storage		} Update Address for next RNI	
	37	Set Adder → P	$\overline{RAO}$		
	41	Set Adder → Y	$\overline{RAO}$		
100	37	Adder → P		} MUI+DVI correct final sign	
	41	Adder → Y			
	49	A → Adder	ADD+AND+EOR		
	45	Set XR	(MUI+DVI)SR1		
150	9	Set RNI	$\overline{RAO}$		
250	31	Set Adder → A	MUI+DVI		
300	31	Adder → A			
	9	Clr. ROP	RNI+STO		
		Wait for reply			

COMMAND TIMING

CODE		INSTRUCTION		FUNCTION	
STQ-4		Store Q		Q → (E.A.)	
SEQUENCE / CYCLE(S):					
STO					
EXECUTION TIME :					
TIME	PAGE / TERM	COMMAND	CONDITION	REMARKS	
ADR					
B 050	101	Req. Storage			
B 100	51	Q → Adder	STQ		
B 150	9	Set STO	INT+(End ADR) (STQ+STA+SPA+RTJ)		
STO					
B 250	39	Set Adder → X			
300	9	Clr. ADR	RNI+ROP+STO		
	39	Adder → X			
		Wait			
A 000					
A 300	49	+1 → Adder		} Update Address for next RNI	
	51	P → Adder			
B 050	39	Req. Storage			
	37	Set Adder → P			
	41	Set Adder → Y			
100	37	Adder → P			
	41	Adder → Y			
150	9	Set RNI			
300	9	Clr. STO			

**COMMAND TIMING**

CODE		INSTRUCTION		FUNCTION	
RTJ-5		Return Jump		Store P+1 in (E.A.), transfer control to (E.A.+1)	
SEQUENCE / CYCLE(S): STO					
EXECUTION TIME :					
TIME	PAGE / TERM	COMMAND	CONDITION	REMARKS	
ADR					
B 050	101	Req. Storage			
B 100	51 49	P → Adder +1 → Adder	INT+RTJ RTJ		
B 150	9	Set STO	INT+(End ADR) (STQ+STA+SPA +RTJ)		
STO					
B 250	39	Set Adder → X			
B 300	39 9	Adder → X Clr. ADR  Wait	RNI+ROP+STO		P+1 → effective Address
A 000					
A 100	49	Y → Adder	RTJ+INT		
A 250	37	Set Adder → P	RTJ+INT		
A 300	37 51 49	Adder → P P → Adder +1 → Adder			} forms effective Address+1
B 050	39 37 41	Req. Storage Set Adder → P Set Adder → Y			
B 100	37 41	Adder → P Adder → Y			
B 150	9	Set RNI			
B 300	9	Clr. STO			

COMMAND TIMING

CODE STA-6		INSTRUCTION Store A		FUNCTION A to (E.A.)	
SEQUENCE / CYCLE(S): STO					
EXECUTION TIME :					
TIME	PAGE / TERM	COMMAND	CONDITION	REMARKS	
ADR					
B 050	101	Req. Storage			
B 100	49	A → Adder	STA+SPA+MUI+DVI		
B 150	9	Set STO	INT+(End ADR) (STQ+STA+SPA+RTJ)		
STO					
B 250	39	Set Adder → X			
300	9	Clr. ADR	RNI+ROP+STO		
	39	Adder → X			(A) → effective Address
		Wait			
A 000					
A 100					
A 300	49	+1 → Adder			}
	51	P → Adder			
B 050	101	Req. Storage			} Update Address for next RNI
	37	Set Adder → P			
	41	Set Adder → Y			
100	37	Adder → P			
	41	Adder → Y			
150	9	Set RNI			
300	9	Clr. STO			

COMMAND TIMING

CODE		INSTRUCTION		FUNCTION	
SPA-7		Store, Parity to A		A → (E. A.) Parity bit → A	
SEQUENCE / CYCLE(S):					
STO					
EXECUTION TIME :					
TIME	PAGE / TERM	COMMAND	CONDITION	REMARKS	
ADR					
B	050	101	Req. Storage		
B	100	49	A → Adder	STA+SPA+MUI+DVI	
B	150	9	Set STO	INT+(End ADR) (STQ+STA+SPA+RTJ)	
STO					
B	250	39	Set Adder → X		
	300	9	Clr. ADR	RNI+ROP+STO	
		39	Adder → X	(A) → effective Address	
			Wait		
A	100	49	+1 → Adder	SPA(write Aborted)	
A	250	31	Set Adder → A	(SPA)(Write Aborted)(Parity of A Even)	
		11	Clr. A	SPA(Write Aborted)	
	300	31	Adder → A	Parity bit → A	
		49	+1 → Adder		
		51	P → Adder		
B	050	101	Req. Storage		
		37	Set Adder → P		
		41	Set Adder → Y	Update Address for next RNI	
	100	37	Adder → P		
		41	Adder → Y		
	150	9	Set RNI		
	300	9	Clr. STO		



COMMAND TIMING

CODE		INSTRUCTION		FUNCTION	
ADD=8		Add to A		A + (E.A.) to A	
SEQUENCE / CYCLE(S): ROP					
EXECUTION TIME :					
TIME	PAGE / TERM	COMMAND	CONDITION	REMARKS	
ADR					
B 050	101	Req. Storage			
B 150	9	Set ROP 1	(End ADR)(STA+JMP+STQ+SPA+RTJ)		
B 300	9	Clr. ADR	RNI+ROP+STO		
		Wait for reply			
A 000	39	Z → X			
ROP					
A 100	51	X → Addend			Not used - cleared at time 300
A 300	49	+1 → Adder	(EXI)(MUI)(DVI)	}	Update Address for next RNI
	51	P → Adder	(EXI)(MUI)(DVI)		
B 050	101	Req. Storage			
	37	Set Adder → P	RAO		
	41	Set Adder → Y	RAO		
	100	37	Adder → P		
		41	Adder → Y		
		51	X → Addend	(ADQ)(MUI)(DVI)	
		49	A → Adder	ADD+AND+EOR+SUB+DVI+MUI	
	150	9	Set RNI	RAO	
RNI					
B 250	31	Set Adder → A	(LDA+ADD+AND+EOR+SUB)(RNI)		
	300	31	Adder → A		A + (E.A.) → A
		9	Clr. ROP	RNI+STO	
		Wait for reply			

COMMAND TIMING

CODE		INSTRUCTION		FUNCTION	
SUB-9		Subtract from A		A - (E, A, ) to A	
SEQUENCE / CYCLE(S):					
ROP					
EXECUTION TIME :					
TIME	PAGE / TERM	COMMAND	CONDITION	REMARKS	
ADR					
B 050	101	Req. Storage			
B 150	9	Set ROP	(End ADR)(STA+JMP+SQA+SPA+RTJ)		
B 300	9	Clr. ADR	RNI+ROP+STO		
Wait for reply					
A 000	39	Z → X			
ROP					
A 100	51 45	X → Addend Set XR or		} Causes (X) to be complemented, thereby, allowing a difference of (A) and (E, A, ) to be formed.	
			MUI(M neg)+DVI(M pos)+SUB		
A 250	39	Set Adder → X	SUB+DVI+MUI		
	39	Adder → X		} Update Address for next RNI	
	49	+1 → Adder	$\overline{\text{EXI}}(\overline{\text{MUI}})(\overline{\text{DVI}})$		
	51	P → Adder	$\overline{\text{EXI}}(\overline{\text{MUI}})(\overline{\text{DVI}})$		
B 050	101	Req. Storage			
	37	Set Adder → P	$\overline{\text{RAO}}$		
	41	Set Adder → Y	$\overline{\text{RAO}}$		
	37	Adder → P			
	41	Adder → Y			
	51	X → Addend	$(\overline{\text{ADQ}})(\overline{\text{DVI}})(\overline{\text{MUI}})$		
	49	A → Adder	ADD+AND+EOR+SUB+DVI+MUI		
	150	9	Set RNI	$\overline{\text{RAO}}$	
RNI					
B 250	31	Set Adder → A	(LDA+ADD+AND+EOR+SUB)(RNI)		
	31	Adder → A			
	9	Clr. ROP	RNI+STO		
Wait for reply					

COMMAND TIMING

CODE		INSTRUCTION		FUNCTION	
AND- A		AND with A		A ANDeD with (E. A.) to A	
SEQUENCE / CYCLE(S):					
EXECUTION TIME : ROP					
TIME	PAGE / TERM	COMMAND	CONDITION	REMARKS	
ADR					
B 050	101	Req. Storage			
B 150	9	Set ROP	(End ADR)(STA+JMP+STQ+SPA+RTJ)		
B 300	9	Clr. ADR	RNI+ROP		
		Wait for reply			
A 000	39	Z → X			
ROP					
A 100	51	X → Addend			
	300	+1 → Adder	(EXI)(DVI)(MUI)	}	Update Address for next RNI
	51	P → Adder	(EXI)(DVI)(MUI)		
B 050	101	Req. Storage			
	37	Set Adder → P	RAO		
	41	Set Adder → Y	RAO		
	100	Adder → P			
	41	Adder → Y			
	51	X → Addend	(ADQ)(MUI)(DVI)		
	49	A → Adder	ADD+AND+SUB+MUI+DVI		Forms logical product of (A) and (E.A.)
	45	Set L.P.	AND		
	150	9	Set RNI	RAO	
RNI					
B 250	31	Set Adder → A	LDA+ADD+AND+ <del>EOR</del> +SUB		
	300	Adder → A			
	9	Clr. ROP	RNI+STO		
	45	Clr. L.P.			
		Wait			

COMMAND TIMING

CODE EOR-B		INSTRUCTION Exclusive OR		FUNCTION A ORed with (E.A.) to A	
SEQUENCE / CYCLE(S):					
EXECUTION TIME : ROP					
TIME	PAGE / TERM	COMMAND	CONDITION	REMARKS	
ADR					
B 050	101	Req. Storage			
B 150	9	Set ROP	(End ADR)(STA+JMP+STQ+SPA+RTJ)		
B 300	9	Clr. ADR	RNI+ROP+STO		
		Wait			
A 000	39	Z → X			
ROP					
A 100	51	X → Addend			
A 300	49	+1 → Adder	(EXI)(MUI)(DVI)	}	Update Address for next RNI
	51	P → Adder	(EXI)(MUI)(DVI)		
B 050	101	Req. Storage			
	37	Set Adder → P	RAO		
	41	Set Adder → Y	RAO		
	100	37	Adder → P		
		41	Adder → Y		
		51	X → Addend	(ADQ)(DVI)(MUI)	
		49	A → Adder	ADD+AND+EOR+SUB+MUI+DVI	forms logical difference of (A) and (E.A.)
		45	Set XR	EOR+(MUI+DVI)SRI	
	150	9	Set RNI	RAO	
RNI					
B 250	31	Set Adder → A	LDA+ADD+AND+EOR+SUB		
	300	31	Adder → A		
		45	Clr. XR		
		9	Clr. ROP	RNI+STO	
		Wait			

COMMAND TIMING

CODE		INSTRUCTION		FUNCTION	
LDA - C		Load A		(E.A.) to A	
SEQUENCE / CYCLE(S):					
EXECUTION TIME :					
ROP					
TIME	PAGE / TERM	COMMAND	CONDITION	REMARKS	
ADR					
B 050	101	Req. Storage			
B 150	9	Set ROP	(End ADR)(STA+JMP+STQ+SPA+RTJ)		
B 300	9	Clr. ADR	RNI+ROP+STO		
		Wait			
A 000	39	Z → X			
ROP					
A 100	51	X → Addend			Not used, adder is not gated out (used for complementing on other instructions)
A 300	49 51	+1 → Adder P → Adder	( <u>EXI</u> )( <u>MUI</u> )( <u>DVI</u> ) ( <u>EXI</u> )( <u>MUI</u> )( <u>DVI</u> )		} Update Address for next RNI
B 050	101 37 41	Req. Storage Set Adder → P Set Adder → Y	<u>RAO</u> <u>RAO</u>		
100	37 41 51	Adder → P Adder → Y X → Addend Augend = all ones	( <u>ADQ</u> )( <u>MUI</u> )( <u>DVI</u> )		
150	9	Set RNI	<u>RAO</u>		
RNI					(E.A.) pass straight through the Adder
B 250	31	Set Adder → A	LDA+ADD+AND+EOR+SUB		
300	31 9	Adder → A Clr. ROP	RNI+STO		
375		Wait			

COMMAND TIMING

CODE		INSTRUCTION		FUNCTION	
RAO-D		Replace Add one		(E.A.+1) to E.A.	
SEQUENCE / CYCLE(S):					
ROP					
EXECUTION TIME :				Page 1 of 2	
TIME	PAGE / TERM	COMMAND	CONDITION	REMARKS	
ADR					
B 050	101	Req. Storage			
B 150	9	Set ROP	(End ADR)(STA+JMP+STQ+SPA+RTJ)		
B 300	9	Clr. ADR	RNI+ROP+STO		
Wait					
A 000	39	Z → X		(E.A.) → X	
ROP					
A 100	51	X → Addend			
	51	P → Adder	$\overline{EXI+MUI+DVI}$	} Not used	
	49	+1 → Adder	$(\overline{EXI+MUI+DVI})$		
B 050	101	Req. Storage			
100	51	X → Addend	$(\overline{ADQ})(\overline{MUI})(\overline{DVI})$		
	49	+1 → Adder	RAO		
B 150	9	Set STO	RAO		
B 200					
250	39	Set Adder → X	STO		
B 300	9	Clr. ROP	STO+RNI		
	39	Adder → X		(E.A.) + 1 → X	
375		Wait			

COMMAND TIMING

CODE		INSTRUCTION		FUNCTION	
RAO-D		Replace Add one			
SEQUENCE / CYCLE(S): STO					
EXECUTION TIME :				Page 2 of 2	
TIME	PAGE / TERM	COMMAND	CONDITION	REMARKS	
STO					
A 300	49 51	+1 → Adder P → Adder	(STO)(A cycle) (STO)(A cycle)	Blk. +1	
B 050	101 41 37	Req. Storage Set Adder → Y Set Adder → P	(STO)(B cycle) (STO)(B cycle)	} Update Address for next RNI	
100	37 41	Adder → P Adder → Y			
150	9	Set RNI	(STO 2)		
RNI					
300	9	Clr. STO	RNI		
375		Wait			

COMMAND TIMING

CODE		INSTRUCTION		FUNCTION	
LDQ-E		Load Q		(E.A.) to Q	
SEQUENCE / CYCLE(S):					
EXECUTION TIME :					
ROP					
TIME	PAGE / TERM	COMMAND	CONDITION	REMARKS	
ADR					
B 050	101	Req. Storage			
B 150	9	Set ROP	(End ADR)(STA+JMP+STQ+SPA+RTJ)		
B 300	9	Clr. ADR	RNI+ROP+STO		
		Wait			
A 000	39	Z → X			
ROP					
A 100	51	X → Addend			Not used
A 300	49	+1 → Adder	(EXI)(DVI)(MUI)	}	Update Address for next RNI
	51	P → Adder	(EXI)(DVI)(MUI)		
B 050	101	Req. Storage		}	Update Address for next RNI
	37	Set Adder → P	RAO		
	41	Set Adder → Y	RAO		
	100	37	Adder → P	}	
		41	Adder → Y		
		51	X → Addend		
	150	9	Set RNI	RAO	
RNI					
B 250	33	Set Adder → Q	(LDA+ADQ)RNI	}	(E.A.) → Q
	300	33	Adder → Q		
		9	Clr. ROP		
		Wait	RNI+STO		



COMMAND TIMING

CODE		INSTRUCTION		FUNCTION	
ADQ-F		Add to Q		(E.A.) + Q to Q	
SEQUENCE / CYCLE(S): ROP					
EXECUTION TIME :					
TIME	PAGE / TERM	COMMAND	CONDITION	REMARKS	
ADR					
B	050	101	Req. Storage		
B	150	9	Set ROP	(End ADR)(STA)	JMP+STQ+SPA+RTJ
B	300	9	Clr. ADR	RNI+ROP+STO	
			Wait		
A	000	39	Z → X		
ROP					
A	100	51	X → Addend		Not used
A	300	49	+1 → Adder	(EXI)(MUI)(DVI)	}
		51	P → Adder	(EXI)(MUI)(DVI)	
B	050	101	Req. Storage		}
		37	Set Adder → P	<u>RAO</u>	
		41	Set Adder → Y	<u>RAO</u>	
	100	37	Adder → P		}
		41	Adder → Y		
		49	X → Augend	ADQ	
		51	Q → Adder	ADQ	
	150	9	Set RNI	<u>RAO</u>	(E.A.) +(Q) → Q
RNI					
B	250	33	Set Adder → Q	(LDQ+ADQ)RNI	}
	300	33	Adder → Q		
		9	Clr. ROP	RNI+STO	
			Wait		

COMMAND TIMING

CODE	INSTRUCTION	FUNCTION Interrupt occurs during first pass of Addressing		
SEQUENCE / CYCLE(S):				
EXECUTION TIME :				
TIME	PAGE / TERM	COMMAND	CONDITION	REMARKS
A 050	71	Set INT REG.		
ADR				
100				
250	69	Set INT F.F.	(INT)(Enabled)(RNI+(Ind) Adr.)	
300	49	+1 → Adder	INT	
	45	Set XR	INT	
	49	Y → Adder	( $\overline{\text{INT}}$ )(ind)(q)(RNI+Δ≠0)	} Not used
	51	Q → Adder	( $\overline{\text{INT}}$ )(ind)(q)(RNI+Δ≠0)	
	13	Set Read Index	( $\overline{\text{INT}}$ )(ind)(i)(RNI+Δ≠0)	
350	23	Clr. F REG		
B 050	101	Req. Storage		
	39	Set Adder → X	(ind)(q)(RNI+Δ≠0)+INT	
	41	Set state → Y	INT	
	41	Set Adder → Y	( $\overline{\text{INT}}$ )(ind)(q)(RNI+Δ≠0)	Not used
100	39	Adder → X		(X) now = -1
	41	state → Y		
	51	P → Adder	INT+RTJ	} (P)+(-1) → Adder
	49	X → Augend	INT(Δ=0)	
150	9	Set STO	(STA+STQ+SPA+RTJ)End ADR+INT	
STO				
B 250	39	Set Adder → X	$\overline{\text{RAO}}$	(X) now = original (P)
300	9	Clr. ADR	RNI+ROP+STO	
		Wait		
		(Continued on page 121.)		

COMMAND TIMING

CODE		INSTRUCTION		FUNCTION	
				Interrupt occurs during Indirect Addressing	
SEQUENCE / CYCLE(S):					
EXECUTION TIME :					
TIME	PAGE / TERM	COMMAND	CONDITION	REMARKS	
ADR					
A 050	71	Set INT REG.			
100	51 23	X → Addend Clr. ind	$\overline{RNI}(\Delta=0)$ $X_{15}=0(RNI + r)$		
250	41 69	Set Adder → Y Set INT F.F.	(INT)(Enabled)(ind+RNI)		
300	49 45	+1 → Adder Set XR	INT INT		
350	23	Clr. F REG	INT		
B 050	101 39 41	Req. Storage Set Adder → X Set state → Y	$(\overline{ind})(q)(RNI+\Delta \neq 0)+INT$ INT		
100	39 41 51 49	Adder → X State → Y P → Adder X → Augend	INT+RTJ INT(Δ=0)	(X) now = -1 } (P)+(-1) → Adder	
150	9	Set STO	(STA+STQ+SPA-RTJ)	End ADR+INT	
STO					
B 250	39	Set Adder → X	$\overline{RAO}$	(X) now = original (P)	
300	9	Clr. ADR	RNI+STO+ROP		
( Continued on page 121.)					

COMMAND TIMING

CODE		INSTRUCTION	FUNCTION	
			Interrupt occurs during REG inst.	
SEQUENCE / CYCLE(S):				
EXECUTION TIME :				
TIME	PAGE / TERM	COMMAND	CONDITION	REMARKS
A 050	71	Set INT REG.		
REG				
A 100				
250	69	Set INT F.F.	$(INT)(Enabled)(RNI+(ind)ADR)$	
300	51 49	P → Adder +1 → Adder	$\overline{\text{Shift cycle}}$ $\text{Shift cycle}$	
B 050	101 41 41	Req. Storage Set state → Y Set Adder → Y	$\overline{INT}$ $\overline{EXI+SPB+CPB+INT}$	Not used - used only in returning to RNI
	37	Set Adder → P	$\overline{EXI+SPB+CPB}$	
B 100	41 37 51	state → Y Adder → P P → Adder	$(INT+RTJ)(ADR+REG)$	(Y) = location of return Address return Address → P
150	9 9	Set RNI Set ROP	$\overline{EXI+SPB+CPB+INT}$ $(SPB+CPB+EXI)(INT)$	} Not used
STO	9	Set STO	$[(STA+STQ+SPA+RTJ)End ADR+INT] ADR+REG$	
250	39	Set Adder → X	$\overline{RAO}$	
300	39 9	Adder → X Clr. REG		(X) = return Address which is stored during STO
(Continued on page 121.)				

COMMAND TIMING

CODE		INSTRUCTION		FUNCTION	
				Interrupt	
SEQUENCE / CYCLE(S): STO					
EXECUTION TIME :					
TIME	PAGE / TERM	COMMAND	CONDITION	REMARKS	
STO					
A 100	49	Y → Adder	INT+RTJ	location of return Address → Adder	
300	69	Clr. Enable INT			
	69	Clr. INT F.F.			
A 250	37	Set Adder → P	INT+RTJ		
A 300	37	Adder → P		} location of return Address + 1 → P, Y	
	51	P → Adder			
	49	+1 → Adder			
B 050	101	Req. Storage			
	37	Set Adder → P			
	41	Set Adder → Y			
100	37	Adder → P			
	41	Adder → Y			
150	9	Set RNI			
300	9	Clr. STO	RNI		



# COMMENT SHEET

MANUAL TITLE CONTROL DATA® 1700 COMPUTER SYSTEM

Command Timing Charts Customer Engineering Manual

PUBLICATION NO. 60194500 REVISION D

**FROM:** NAME: \_\_\_\_\_  
BUSINESS ADDRESS: \_\_\_\_\_

## COMMENTS:

This form is not intended to be used as an order blank. Your evaluation of this manual will be welcomed by Control Data Corporation. Any errors, suggested additions or deletions, or general comments may be made below. Please include page number references and fill in publication revision level as shown by the last entry on the Record of Revision page at the front of the manual. Customer engineers are urged to use the TAR.

CUT ALONG LINE

PRINTED IN U.S.A.

AA3419 REV. 11/69

**NO POSTAGE STAMP NECESSARY IF MAILED IN U. S. A.**

FOLD ON DOTTED LINES AND STAPLE

STAPLE

STAPLE

TERMS 1/10/80/100

MAILING LIST SERVICE - 1980/10/10/100

1/10/80/100

MAILING LIST SERVICE - 1980/10/10/100

1/10/80/100

1/10/80/100

1/10/80/100

MAILING LIST SERVICE - 1980/10/10/100

FOLD

FOLD

FIRST CLASS  
PERMIT NO. 8241

MINNEAPOLIS, MINN.


**BUSINESS REPLY MAIL**

NO POSTAGE STAMP NECESSARY IF MAILED IN U.S.A.

POSTAGE WILL BE PAID BY

**CONTROL DATA CORPORATION**

Technical Publications Department  
4201 North Lexington Avenue  
Arden Hills, Minnesota 55112



CUT ALONG LINE

FOLD

FOLD